diff options
| author | Thomas Bogendoerfer | 2020-08-24 18:32:45 +0200 |
|---|---|---|
| committer | Thomas Bogendoerfer | 2020-09-07 22:23:48 +0200 |
| commit | 44def3426e4ac5a2dbdb5c8304397f4daa38eb2f (patch) | |
| tree | 365e80bb0639308afa9500270f69b83fdd6f0d3b /arch/mips/include/asm/mach-ip22 | |
| parent | 5e5b6527128cea50f12a7064bf61b130b3a2739a (diff) | |
MIPS: Convert R4600_V2_HIT_CACHEOP into a config option
Use a new config option to enable R4600 V2 cacheop hit workaround
and remove define from different war.h files.
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Diffstat (limited to 'arch/mips/include/asm/mach-ip22')
| -rw-r--r-- | arch/mips/include/asm/mach-ip22/war.h | 5 |
1 files changed, 0 insertions, 5 deletions
diff --git a/arch/mips/include/asm/mach-ip22/war.h b/arch/mips/include/asm/mach-ip22/war.h index 9154c54d428a..a5a1c41df74e 100644 --- a/arch/mips/include/asm/mach-ip22/war.h +++ b/arch/mips/include/asm/mach-ip22/war.h @@ -8,11 +8,6 @@ #ifndef __ASM_MIPS_MACH_IP22_WAR_H #define __ASM_MIPS_MACH_IP22_WAR_H -/* - * R4600 CPU modules for the Indy come with both V1.7 and V2.0 processors. - */ - -#define R4600_V2_HIT_CACHEOP_WAR 1 #define BCM1250_M3_WAR 0 #define SIBYTE_1956_WAR 0 #define MIPS4K_ICACHE_REFILL_WAR 0 |