diff options
| author | Simon Horman | 2012-09-28 02:12:45 +0100 |
|---|---|---|
| committer | Russell King | 2012-09-28 21:11:49 +0100 |
| commit | 7253b85cc62d6ff84143d96fe6cd54f73736f4d7 (patch) | |
| tree | 9950244b1b69fa27bee5ebcded6ff3ca49b4a28b /arch/openrisc | |
| parent | 63994137eb53bb0fc42ad180c0ce509d3eb3bdc9 (diff) | |
ARM: 7541/1: Add ARM ERRATA 775420 workaround
arm: Add ARM ERRATA 775420 workaround
Workaround for the 775420 Cortex-A9 (r2p2, r2p6,r2p8,r2p10,r3p0) erratum.
In case a date cache maintenance operation aborts with MMU exception, it
might cause the processor to deadlock. This workaround puts DSB before
executing ISB if an abort may occur on cache maintenance.
Based on work by Kouei Abe and feedback from Catalin Marinas.
Signed-off-by: Kouei Abe <kouei.abe.cp@rms.renesas.com>
[ horms@verge.net.au: Changed to implementation
suggested by catalin.marinas@arm.com ]
Acked-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Simon Horman <horms@verge.net.au>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'arch/openrisc')
0 files changed, 0 insertions, 0 deletions