aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/tegra/sor.h
diff options
context:
space:
mode:
authorThierry Reding2017-08-30 17:38:39 +0200
committerThierry Reding2017-10-20 14:19:54 +0200
commit39e08affecf0998be1b01f4752016e33fa98eb9a (patch)
tree6dcbc100ab55cb4ddc6c70a05cab59aa7c934a77 /drivers/gpu/drm/tegra/sor.h
parenta4bfa0961c4bccbfd5f23d1283fa3d40e6af1b59 (diff)
drm/tegra: dc: Make sure to set the module clock rate
When applying the PLL changes from the computed state object, make sure to set the rate of the display controller module clock. Failing to do so can yield to a situation where the parent will be set to the proper pixel clock, but the module clock will be divided down to the rate that is happened to be set to before the parent rate change. Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'drivers/gpu/drm/tegra/sor.h')
0 files changed, 0 insertions, 0 deletions