aboutsummaryrefslogtreecommitdiff
path: root/drivers/iio/resolver
diff options
context:
space:
mode:
authorJonathan Cameron2022-05-08 18:57:08 +0100
committerJonathan Cameron2022-06-14 11:53:19 +0100
commit37882314d3bdc2ae775ebb9fa8ed7a94cd1aad61 (patch)
tree261c5e32c7651b2142c44fa13e8b365bfd772836 /drivers/iio/resolver
parente558a79b6d66c6678049eadeb321f6203764c10d (diff)
iio: resolver: ad2s1200: Fix alignment for DMA safety
____cacheline_aligned is an insufficient guarantee for non-coherent DMA on platforms with 128 byte cachelines above L1. Switch to the updated IIO_DMA_MINALIGN definition. Fixes tag is probably not where the issue was first introduced, but is likely to be as far as anyone considers backporting this fix. Fixes: 0bd3d338f61b ("staging: iio: ad2s1200: Improve readability with be16_to_cpup") Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Acked-by: Nuno Sá <nuno.sa@analog.com> Link: https://lore.kernel.org/r/20220508175712.647246-89-jic23@kernel.org
Diffstat (limited to 'drivers/iio/resolver')
-rw-r--r--drivers/iio/resolver/ad2s1200.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/iio/resolver/ad2s1200.c b/drivers/iio/resolver/ad2s1200.c
index 9746bd935628..9d95241bdf8f 100644
--- a/drivers/iio/resolver/ad2s1200.c
+++ b/drivers/iio/resolver/ad2s1200.c
@@ -41,7 +41,7 @@ struct ad2s1200_state {
struct spi_device *sdev;
struct gpio_desc *sample;
struct gpio_desc *rdvel;
- __be16 rx ____cacheline_aligned;
+ __be16 rx __aligned(IIO_DMA_MINALIGN);
};
static int ad2s1200_read_raw(struct iio_dev *indio_dev,