diff options
| author | Alek Du | 2010-07-13 10:56:25 +0100 |
|---|---|---|
| committer | Matthew Garrett | 2010-08-03 09:49:09 -0400 |
| commit | 8950778704cf8483cc5cc0140f557adf0d3f45a5 (patch) | |
| tree | a08258cb55161df94f724ebfc4c031e45a7004b7 /include/linux/intel_pmic_gpio.h | |
| parent | b52e04216fcd86968c01ad0cfdb249375f19134d (diff) | |
gpio: Add PMIC GPIO block support
Moorestown has PMIC chip which contains GPIO blocks. The PMIC chip is
connected to Langwell by SPI interface. So this GPIO driver will be regarded
as SPI GPIO expander though the actual GPIO access is through IPC and SRAM.
The SPI master contoller will probe this device driver by parsing SPIB table.
Cleaned up for new IPC, GPE removed and some printk and other tidying by
Alan Cox. Fixes for points noted by Matthew Garrett
Signed-off-by: Alek Du <alek.du@intel.com>
Signed-off-by: Alan Cox <alan@linux.intel.com>
Signed-off-by: Matthew Garrett <mjg@redhat.com>
Diffstat (limited to 'include/linux/intel_pmic_gpio.h')
| -rw-r--r-- | include/linux/intel_pmic_gpio.h | 15 |
1 files changed, 15 insertions, 0 deletions
diff --git a/include/linux/intel_pmic_gpio.h b/include/linux/intel_pmic_gpio.h new file mode 100644 index 000000000000..920109a29191 --- /dev/null +++ b/include/linux/intel_pmic_gpio.h @@ -0,0 +1,15 @@ +#ifndef LINUX_INTEL_PMIC_H +#define LINUX_INTEL_PMIC_H + +struct intel_pmic_gpio_platform_data { + /* the first IRQ of the chip */ + unsigned irq_base; + /* number assigned to the first GPIO */ + unsigned gpio_base; + /* sram address for gpiointr register, the langwell chip will map + * the PMIC spi GPIO expander's GPIOINTR register in sram. + */ + unsigned gpiointr; +}; + +#endif |