aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/kernel
AgeCommit message (Expand)Author
2019-10-01RISC-V: Clear load reservations while restoring hart contextsPalmer Dabbelt
2019-09-20riscv: Avoid interrupts being erroneously enabled in handle_exception()Vincent Chen
2019-09-20RISC-V: Export kernel symbols for kvmAtish Patra
2019-09-20arch/riscv: disable excess harts before picking main boot hartXiang Wang
2019-09-16Merge tag 'riscv/for-v5.4-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds
2019-09-16Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds
2019-09-13riscv: modify the Image header to improve compatibility with the ARM64 headerPaul Walmsley
2019-09-05riscv: cleanup riscv_cpuid_to_hartid_maskChristoph Hellwig
2019-09-05riscv: optimize send_ipi_singleChristoph Hellwig
2019-09-05riscv: cleanup send_ipi_maskChristoph Hellwig
2019-09-05riscv: refactor the IPI codeChristoph Hellwig
2019-09-05riscv: Add support for perf registers samplingMao Han
2019-09-04riscv: Add perf callchain supportMao Han
2019-08-30riscv: Using CSR numbers to access CSRsBin Meng
2019-08-30Merge tag 'common/for-v5.4-rc1/cpu-topology' into for-v5.4-rc1-branchPaul Walmsley
2019-08-14riscv: Correct the initialized flow of FP registerVincent Chen
2019-08-14Merge tag 'common/for-v5.4-rc1/cpu-topology' of git://git.kernel.org/pub/scm/...Will Deacon
2019-07-31riscv: Fix perf record without libelf supportMao Han
2019-07-22RISC-V: Parse cpu topology during boot.Atish Patra
2019-07-18Merge tag 'riscv/for-v5.3-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds
2019-07-11RISC-V: Add an Image header that boot loader can parse.Atish Patra
2019-07-09RISC-V: Setup initial page tables in two stagesAnup Patel
2019-07-08Merge branch 'siginfo-linus' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds
2019-07-01riscv: Remove gate area stubsAndy Lutomirski
2019-06-21Merge tag 'spdx-5.2-rc6' of git://git.kernel.org/pub/scm/linux/kernel/git/gre...Linus Torvalds
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner
2019-06-17Merge tag 'riscv-for-v5.2/fixes-rc6' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds
2019-06-11riscv: export pm_power_off againAndreas Schwab
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157Thomas Gleixner
2019-05-29signal: Remove the task parameter from force_sig_faultEric W. Biederman
2019-05-29signal: Explicitly call force_sig_fault on currentEric W. Biederman
2019-05-29signal/riscv: Remove tsk parameter from do_trapEric W. Biederman
2019-05-27signal: Remove task parameter from force_sigEric W. Biederman
2019-05-24treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 120Thomas Gleixner
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner
2019-05-19Merge tag 'riscv-for-linus-5.2-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2019-05-16RISC-V: Avoid using invalid intermediate translationsPalmer Dabbelt
2019-05-16riscv: Support BUG() in kernel moduleVincent Chen
2019-05-16riscv: Add the support for c.ebreak check in is_valid_bugaddr()Vincent Chen
2019-05-16riscv: move flush_icache_{all,mm} to cacheflush.cGary Guo
2019-05-16RISC-V: Access CSRs using CSR numbersAnup Patel
2019-05-16RISC-V: Add interrupt related SCAUSE defines in asm/csr.hAnup Patel
2019-05-16RISC-V: Fix minor checkpatch issues.Atish Patra
2019-05-16RISC-V: Support nr_cpus command line option.Atish Patra
2019-04-30RISC-V: Implement nosmp commandline option.Atish Patra
2019-04-30RISC-V: Add RISC-V specific arch_match_cpu_phys_idAtish Patra
2019-04-29riscv: vdso: drop unnecessary cc-ldoptionNick Desaulniers