aboutsummaryrefslogtreecommitdiff
path: root/arch/x86/events/intel
AgeCommit message (Expand)Author
2020-09-10perf/x86/intel/ds: Fix x86_pmu_stop warning for large PEBSKan Liang
2020-08-18perf/x86/intel: Support per-thread RDPMC TopDown metricsKan Liang
2020-08-18perf/x86/intel: Support TopDown metrics on Ice LakeKan Liang
2020-08-18perf/x86/intel: Generic support for hardware TopDown metricsKan Liang
2020-08-18perf/x86/intel: Use switch in intel_pmu_disable/enable_eventKan Liang
2020-08-18perf/x86/intel: Name the global status bit in NMI handlerKan Liang
2020-07-08perf/x86/intel/lbr: Support XSAVES for arch LBR readKan Liang
2020-07-08perf/x86/intel/lbr: Support XSAVES/XRSTORS for LBR context switchKan Liang
2020-07-08perf/x86: Remove task_ctx_sizeKan Liang
2020-07-08perf/x86/intel/lbr: Create kmem_cache for the LBR context dataKan Liang
2020-07-08perf/x86/intel/lbr: Support Architectural LBRKan Liang
2020-07-08perf/x86/intel/lbr: Factor out intel_pmu_store_lbrKan Liang
2020-07-08perf/x86/intel/lbr: Factor out rdlbr_all() and wrlbr_all()Kan Liang
2020-07-08perf/x86/intel/lbr: Mark the {rd,wr}lbr_{to,from} wrappers __always_inlineKan Liang
2020-07-08perf/x86/intel/lbr: Unify the stored format of LBR informationKan Liang
2020-07-08perf/x86/intel/lbr: Support LBR_CTLKan Liang
2020-07-08perf/x86/intel/lbr: Use dynamic data structure for task_ctxKan Liang
2020-07-08perf/x86/intel/lbr: Factor out a new struct for generic optimizationKan Liang
2020-07-08perf/x86/intel/lbr: Add the function pointers for LBR save and restoreKan Liang
2020-07-08perf/x86/intel/lbr: Add a function pointer for LBR readKan Liang
2020-07-08perf/x86/intel/lbr: Add a function pointer for LBR resetKan Liang
2020-07-02Merge branch 'perf/vlbr'Peter Zijlstra
2020-07-02perf/x86: Keep LBR records unchanged in host context for guest usageLike Xu
2020-07-02perf/x86: Add constraint to create guest LBR event without hw counterLike Xu
2020-07-02perf/x86/lbr: Add interface to get LBR informationLike Xu
2020-07-02perf/x86/core: Refactor hw->idx checks and cleanupLike Xu
2020-06-15perf/x86/intel/uncore: Expose an Uncore unit to IIO PMON mappingRoman Sudarikov
2020-06-15perf/x86/intel/uncore: Wrap the max dies calculation into an accessorRoman Sudarikov
2020-06-15perf/x86/intel/uncore: Expose an Uncore unit to PMON mappingRoman Sudarikov
2020-06-15perf/x86/intel/uncore: Validate MMIO address before accessingKan Liang
2020-06-15perf/x86/intel/uncore: Record the size of mapped areaKan Liang
2020-06-15perf/x86/intel/uncore: Fix oops when counting IMC uncore events on some TGLKan Liang
2020-06-15perf/x86/intel/uncore: Add Comet Lake supportKan Liang
2020-05-28perf/x86/rapl: Move RAPL support to common x86 codeStephane Eranian
2020-05-28Merge tag 'v5.7-rc7' into perf/core, to pick up fixesIngo Molnar
2020-05-19perf/x86: Replace zero-length array with flexible-arrayGustavo A. R. Silva
2020-05-19perf/x86/intel: Add more available bits for OFFCORE_RESPONSE of Intel TremontKan Liang
2020-05-19perf/x86/rapl: Add Ice Lake RAPL supportKan Liang
2020-04-30perf/x86/intel/pt: Drop pointless NULL assignment.Paul Gortmaker
2020-04-22perf/x86/cstate: Add Jasper Lake CPU supportHarry Pan
2020-04-08perf/x86/intel/uncore: Add Ice Lake server uncore supportKan Liang
2020-03-25Merge branch 'x86/cpu' into perf/core, to resolve conflictIngo Molnar
2020-03-24x86/perf/events: Convert to new CPU match macrosThomas Gleixner
2020-03-20perf/x86/intel/uncore: Factor out __snr_uncore_mmio_init_boxKan Liang
2020-03-20perf/x86/intel/uncore: Add box_offsets for free-running countersKan Liang
2020-02-11perf/x86: Add Intel Tiger Lake uncore supportKan Liang
2020-02-11perf/x86/intel: Output LBR TOS information correctlyKan Liang
2020-02-11perf/core: Add new branch sample type for HW index of raw branch recordsKan Liang
2020-02-11perf/x86/intel: Avoid unnecessary PEBS_ENABLE MSR access in PMIKan Liang
2020-02-11perf/x86/intel: Fix inaccurate period in context switch for auto-reloadKan Liang
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-14 17:25:05 +0000