aboutsummaryrefslogtreecommitdiff
path: root/arch/x86/events
AgeCommit message (Expand)Author
2020-08-14perf/x86/rapl: Add support for Intel SPR platformZhang Rui
2020-08-14perf/x86/rapl: Support multiple RAPL unit quirksZhang Rui
2020-08-14perf/x86/rapl: Fix missing psys sysfs attributesZhang Rui
2020-08-03Merge tag 'x86-cleanups-2020-08-03' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2020-07-28perf/x86/rapl: Add Hygon Fam18h RAPL supportPu Wen
2020-07-26Merge branch 'x86/urgent' into x86/cleanupsIngo Molnar
2020-07-22x86/perf: Fix a typoHu Haowen
2020-07-08perf/x86/intel/lbr: Support XSAVES for arch LBR readKan Liang
2020-07-08perf/x86/intel/lbr: Support XSAVES/XRSTORS for LBR context switchKan Liang
2020-07-08perf/x86: Remove task_ctx_sizeKan Liang
2020-07-08perf/x86/intel/lbr: Create kmem_cache for the LBR context dataKan Liang
2020-07-08perf/x86/intel/lbr: Support Architectural LBRKan Liang
2020-07-08perf/x86/intel/lbr: Factor out intel_pmu_store_lbrKan Liang
2020-07-08perf/x86/intel/lbr: Factor out rdlbr_all() and wrlbr_all()Kan Liang
2020-07-08perf/x86/intel/lbr: Mark the {rd,wr}lbr_{to,from} wrappers __always_inlineKan Liang
2020-07-08perf/x86/intel/lbr: Unify the stored format of LBR informationKan Liang
2020-07-08perf/x86/intel/lbr: Support LBR_CTLKan Liang
2020-07-08perf/x86: Expose CPUID enumeration bits for arch LBRKan Liang
2020-07-08perf/x86/intel/lbr: Use dynamic data structure for task_ctxKan Liang
2020-07-08perf/x86/intel/lbr: Factor out a new struct for generic optimizationKan Liang
2020-07-08perf/x86/intel/lbr: Add the function pointers for LBR save and restoreKan Liang
2020-07-08perf/x86/intel/lbr: Add a function pointer for LBR readKan Liang
2020-07-08perf/x86/intel/lbr: Add a function pointer for LBR resetKan Liang
2020-07-02Merge branch 'perf/vlbr'Peter Zijlstra
2020-07-02perf/x86: Keep LBR records unchanged in host context for guest usageLike Xu
2020-07-02perf/x86: Add constraint to create guest LBR event without hw counterLike Xu
2020-07-02perf/x86/lbr: Add interface to get LBR informationLike Xu
2020-07-02perf/x86/core: Refactor hw->idx checks and cleanupLike Xu
2020-07-02perf/x86: Fix variable types for LBR registersWei Wang
2020-06-28Merge tag 'perf-urgent-2020-06-28' of git://git.kernel.org/pub/scm/linux/kern...Linus Torvalds
2020-06-15x86/msr: Lift AMD family 0x15 power-specific MSRsBorislav Petkov
2020-06-15perf/x86/intel/uncore: Expose an Uncore unit to IIO PMON mappingRoman Sudarikov
2020-06-15perf/x86/intel/uncore: Wrap the max dies calculation into an accessorRoman Sudarikov
2020-06-15perf/x86/intel/uncore: Expose an Uncore unit to PMON mappingRoman Sudarikov
2020-06-15perf/x86/intel/uncore: Validate MMIO address before accessingKan Liang
2020-06-15perf/x86/intel/uncore: Record the size of mapped areaKan Liang
2020-06-15perf/x86/intel/uncore: Fix oops when counting IMC uncore events on some TGLKan Liang
2020-06-15perf/x86/intel/uncore: Add Comet Lake supportKan Liang
2020-06-14treewide: replace '---help---' in Kconfig files with 'help'Masahiro Yamada
2020-06-09mmap locking API: convert mmap_sem commentsMichel Lespinasse
2020-06-09mmap locking API: add mmap_assert_locked() and mmap_assert_write_locked()Michel Lespinasse
2020-06-05Merge tag 'x86-mm-2020-06-05' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds
2020-06-02perf/x86/rapl: Fix RAPL config variable bugStephane Eranian
2020-05-28perf/x86/rapl: Add AMD Fam17h RAPL supportStephane Eranian
2020-05-28perf/x86/rapl: Make perf_probe_msr() more robust and flexibleStephane Eranian
2020-05-28perf/x86/rapl: Flip logic on default events visibilityStephane Eranian
2020-05-28perf/x86/rapl: Refactor to share the RAPL code between Intel and AMD CPUsStephane Eranian
2020-05-28perf/x86/rapl: Move RAPL support to common x86 codeStephane Eranian
2020-05-28Merge tag 'v5.7-rc7' into perf/core, to pick up fixesIngo Molnar
2020-05-19perf/x86: Replace zero-length array with flexible-arrayGustavo A. R. Silva
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 04:16:30 +0000