aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/mediatek/clk-mtk.h
AgeCommit message (Expand)Author
2019-09-17clk: mediatek: Register clock gate with deviceWeiyi Lu
2019-08-08clk: reset: Modify reset-controller driveryong.liang
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner
2019-04-11clk: mediatek: Add configurable pcw_chg_reg to mtk_pll_dataWeiyi Lu
2019-04-11clk: mediatek: Add configurable pcwibits and fmin to mtk_pll_dataOwen Chen
2019-03-08Merge branches 'clk-ingenic', 'clk-mtk-mux', 'clk-qcom-sdm845-pcie', 'clk-mtk...Stephen Boyd
2019-02-26clk: mediatek: Add flags to mtk_gateJasper Mattsson
2019-02-26clk: mediatek: Add MUX_FLAGS macroJasper Mattsson
2019-02-25clk: mediatek: add MUX_GATE_FLAGS_2chunhui dai
2018-01-10clk: mediatek: adjust dependency of reset.c to avoid unexpectedly being builtSean Wang
2017-12-26clk: mediatek: Fix all warnings for missing struct clk_onecell_dataSean Wang
2017-11-02clk: mediatek: add the option for determining PLL source clockChen Zhong
2017-11-02clk: mediatek: Add MT2712 clock supportweiyi.lu@mediatek.com
2016-11-08clk: mediatek: Add MT2701 clock supportShunli Wang
2016-05-06clk: mediatek: make dpi0_sel propagate rate changesPhilipp Zabel
2015-10-01clk: mediatek: Add USB clock support in MT8173 APMIXEDSYSJames Liao
2015-10-01clk: mediatek: Add fixed clocks support for Mediatek SoC.James Liao
2015-10-01clk: mediatek: Remove unused code from MT8173.James Liao
2015-07-28Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd
2015-07-28clk: mediatek: Add MT8173 MMPLL change rate supportJames Liao
2015-07-20clk: mediatek: Properly include clk.hStephen Boyd
2015-05-05clk: mediatek: Add reset controller supportSascha Hauer
2015-05-05clk: mediatek: Add initial common clock support for Mediatek SoCs.James Liao
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-08 20:02:51 +0000