index
:
linux.git
sunxi/cedar/a33-support
sunxi/cedar/mmio-trace
sunxi/cedrus/jpeg-base
sunxi/cedrus/jpeg-nv16
Linux kernel
git repo user
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
mediatek
/
clk-pll.c
Age
Commit message (
Expand
)
Author
2022-05-19
clk: mediatek: Switch to clk_hw provider APIs
Chen-Yu Tsai
2022-05-19
clk: mediatek: Replace 'struct clk' with 'struct clk_hw'
Chen-Yu Tsai
2022-05-18
clk: mediatek: use en_mask as a pure div_en_mask
Chun-Jie Chen
2022-02-17
clk: mediatek: Warn if clk IDs are duplicated
Chen-Yu Tsai
2022-02-17
clk: mediatek: pll: Implement error handling in register API
Chen-Yu Tsai
2022-02-17
clk: mediatek: pll: Clean up included headers
Chen-Yu Tsai
2022-02-17
clk: mediatek: pll: Implement unregister API
Chen-Yu Tsai
2022-02-17
clk: mediatek: pll: Split definitions into separate header file
Chen-Yu Tsai
2022-02-17
clk: mediatek: Use %pe to print errors
Chen-Yu Tsai
2021-09-14
clk: mediatek: support COMMON_CLK_MEDIATEK module build
Miles Chen
2021-09-14
clk: mediatek: Fix corner case of tuner_en_reg
Chun-Jie Chen
2021-07-27
clk: mediatek: Add configurable enable control to mtk_pll_data
Chun-Jie Chen
2021-07-27
clk: mediatek: Fix asymmetrical PLL enable and disable control
Chun-Jie Chen
2019-05-30
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174
Thomas Gleixner
2019-04-11
clk: mediatek: Allow changing PLL rate when it is off
James Liao
2019-04-11
clk: mediatek: Add configurable pcw_chg_reg to mtk_pll_data
Weiyi Lu
2019-04-11
clk: mediatek: Add configurable pcwibits and fmin to mtk_pll_data
Owen Chen
2019-04-11
clk: mediatek: Disable tuner_en before change PLL rate
Owen Chen
2017-11-02
clk: mediatek: add the option for determining PLL source clock
Chen Zhong
2017-11-02
clk: mediatek: Add MT2712 clock support
weiyi.lu@mediatek.com
2016-11-08
clk: mediatek: Add MT2701 clock support
Shunli Wang
2016-08-18
clk: mediatek: remove __init from clk registration functions
James Liao
2015-10-01
clk: mediatek: Add USB clock support in MT8173 APMIXEDSYS
James Liao
2015-07-28
clk: mediatek: Add MT8173 MMPLL change rate support
James Liao
2015-07-28
clk: mediatek: Fix calculation of PLL rate settings
James Liao
2015-07-28
clk: mediatek: Fix PLL registers setting flow
James Liao
2015-05-19
clk: mediatek: Initialize clk_init_data
Ricky Liang
2015-05-05
clk: mediatek: Add initial common clock support for Mediatek SoCs.
James Liao