aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/mediatek/clk-pll.c
AgeCommit message (Expand)Author
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner
2019-04-11clk: mediatek: Allow changing PLL rate when it is offJames Liao
2019-04-11clk: mediatek: Add configurable pcw_chg_reg to mtk_pll_dataWeiyi Lu
2019-04-11clk: mediatek: Add configurable pcwibits and fmin to mtk_pll_dataOwen Chen
2019-04-11clk: mediatek: Disable tuner_en before change PLL rateOwen Chen
2017-11-02clk: mediatek: add the option for determining PLL source clockChen Zhong
2017-11-02clk: mediatek: Add MT2712 clock supportweiyi.lu@mediatek.com
2016-11-08clk: mediatek: Add MT2701 clock supportShunli Wang
2016-08-18clk: mediatek: remove __init from clk registration functionsJames Liao
2015-10-01clk: mediatek: Add USB clock support in MT8173 APMIXEDSYSJames Liao
2015-07-28clk: mediatek: Add MT8173 MMPLL change rate supportJames Liao
2015-07-28clk: mediatek: Fix calculation of PLL rate settingsJames Liao
2015-07-28clk: mediatek: Fix PLL registers setting flowJames Liao
2015-05-19clk: mediatek: Initialize clk_init_dataRicky Liang
2015-05-05clk: mediatek: Add initial common clock support for Mediatek SoCs.James Liao
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-08 19:58:11 +0000