aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/pistachio
AgeCommit message (Expand)Author
2015-08-26clk: pistachio: correct critical clock listDamien.Horsley
2015-08-26clk: pistachio: Fix PLL rate calculation in integer modeZdenko Pulitika
2015-08-26clk: pistachio: Fix override of clk-pll settings from boot loaderZdenko Pulitika
2015-08-26clk: pistachio: Fix 32bit integer overflowsZdenko Pulitika
2015-08-24clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw)Stephen Boyd
2015-07-20clk: pistachio: Include clk.hStephen Boyd
2015-06-04clk: pistachio: Add sanity checks on PLL configurationKevin Cernekee
2015-06-04clk: pistachio: Lock the PLL when enabled upon rate changeEzequiel Garcia
2015-06-04clk: pistachio: Add a pll_lock() helper for clarityEzequiel Garcia
2015-03-31CLK: Pistachio: Register external clock gatesAndrew Bresticker
2015-03-31CLK: Pistachio: Register system interface gate clocksAndrew Bresticker
2015-03-31CLK: Pistachio: Register peripheral clocksAndrew Bresticker
2015-03-31CLK: Pistachio: Register core clocksAndrew Bresticker
2015-03-31CLK: Pistachio: Add PLL driverAndrew Bresticker
2015-03-31CLK: Add basic infrastructure for Pistachio clocksAndrew Bresticker
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-05 19:20:27 +0000