aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/sunxi-ng
AgeCommit message (Expand)Author
2017-04-13clk: sunxi-ng: a33: gate then ungate PLL CPU clk after rate changeChen-Yu Tsai
2017-04-13clk: sunxi-ng: Add clk notifier to gate then ungate PLL clocksChen-Yu Tsai
2017-04-13clk: sunxi-ng: fix build failure in ccu-sun9i-a80 driverTobias Regnery
2017-04-13clk: sunxi-ng: fix build error without CONFIG_RESET_CONTROLLERTobias Regnery
2017-03-20clk: sunxi-ng: fix recalc_rate formula of NKMP clocksIcenowy Zheng
2017-03-20clk: sunxi-ng: Fix div/mult settings for osc12M on A64Philipp Tomsich
2017-03-06clk: sunxi-ng: sun6i: Fix enable bit offset for hdmi-ddc module clockChen-Yu Tsai
2017-03-06clk: sunxi: ccu-sun5i needs nkmpArnd Bergmann
2017-03-06clk: sunxi-ng: mp: Adjust parent rate for pre-dividersChen-Yu Tsai
2017-02-06clk: sunxi-ng: sun9i-a80: Fix wrong pointer passed to PTR_ERR()Wei Yongjun
2017-02-06clk: sunxi-ng: select SUNXI_CCU_MULT for sun5iArnd Bergmann
2017-02-06clk: sunxi-ng: Check kzalloc() for errors and cleanup error pathStephen Boyd
2017-01-30clk: sunxi-ng: Add A80 Display Engine CCUChen-Yu Tsai
2017-01-30clk: sunxi-ng: Add A80 USB CCUChen-Yu Tsai
2017-01-30clk: sunxi-ng: Add A80 CCUChen-Yu Tsai
2017-01-30clk: sunxi-ng: Support separately grouped PLL lock status registerChen-Yu Tsai
2017-01-30clk: sunxi-ng: mux: Get closest parent rate possible with CLK_SET_RATE_PARENTChen-Yu Tsai
2017-01-30clk: sunxi-ng: mux: honor CLK_SET_RATE_NO_REPARENT flagChen-Yu Tsai
2017-01-30clk: sunxi-ng: mux: Fix determine_rate for mux clocks with pre-dividersChen-Yu Tsai
2017-01-27clk: sunxi-ng: a33: Set CLK_SET_RATE_PARENT for the GPUMaxime Ripard
2017-01-27clk: sunxi-ng: Call divider_round_rate if we only have a single parentMaxime Ripard
2017-01-23clk: sunxi-ng: Add sun5i CCU driverMaxime Ripard
2017-01-23clk: sunxi-ng: Implement global pre-dividerMaxime Ripard
2017-01-23clk: sunxi-ng: Implement multiplier maximumMaxime Ripard
2017-01-23clk: sunxi-ng: mult: Fix minimum in round rateMaxime Ripard
2017-01-23clk: sunxi-ng: Implement factors offsetsMaxime Ripard
2017-01-23clk: sunxi-ng: multiplier: Add fractional supportMaxime Ripard
2017-01-20clk: sunxi-ng: add support for V3s CCUIcenowy Zheng
2017-01-17clk: sunxi-ng: a33: Add CLK_SET_RATE_PARENT to ac-digMylène Josserand
2017-01-02clk: sunxi-ng: A31: Fix spdif clock registerMarcus Cooper
2017-01-02clk: sunxi-ng: set the parent rate when adjustin CPUX clock on A33Icenowy Zheng
2017-01-02clk: sunxi-ng: fix PLL_CPUX adjusting on A33Icenowy Zheng
2017-01-02clk: sunxi-ng: fix PLL_CPUX adjusting on H3Ondrej Jirman
2016-11-23Merge branch 'clk-fixes' into clk-nextStephen Boyd
2016-11-23clk: sunxi-ng: enable so-said LDOs for A33 SoC's pll-mipi clockIcenowy Zheng
2016-11-21clk: sunxi-ng: sun6i-a31: Enable PLL-MIPI LDOs when ungating itChen-Yu Tsai
2016-11-16clk: sunxi-ng: Mark structs static and cleanup spacesStephen Boyd
2016-11-16Merge tag 'sunxi-clk-for-4.10' of https://git.kernel.org/pub/scm/linux/kernel...Stephen Boyd
2016-11-11clk: sunxi-ng: sun8i-h3: Set CLK_SET_RATE_PARENT for audio module clocksChen-Yu Tsai
2016-11-11clk: sunxi-ng: sun8i-a23: Set CLK_SET_RATE_PARENT for audio module clocksChen-Yu Tsai
2016-11-03clk: sunxi-ng: Add A64 clocksMaxime Ripard
2016-10-25clk: sunxi-ng: Implement minimum for multipliersMaxime Ripard
2016-10-25clk: sunxi-ng: Add minimums for all the relevant structures and clocksMaxime Ripard
2016-10-25clk: sunxi-ng: Finish to convert to structures for argumentsMaxime Ripard
2016-10-25clk: sunxi-ng: Remove the use of rational computationsMaxime Ripard
2016-10-20clk: sunxi-ng: Rename the internal structuresMaxime Ripard
2016-10-19clk: sunxi-ng: sun6i-a31: Force AHB1 clock to use PLL6 as parentChen-Yu Tsai
2016-09-20clk: sunxi-ng: Fix reset offset for the A23 and A33Maxime Ripard
2016-09-16clk: sunxi-ng: sun6i-a31: Fix register offset for mipi-csi clkChen-Yu Tsai
2016-09-16clk: sunxi-ng: sun6i-a31: set CLK_SET_RATE_UNGATE for all PLLsChen-Yu Tsai