index
:
linux.git
sunxi/cedar/a33-support
sunxi/cedar/mmio-trace
sunxi/cedrus/jpeg-base
sunxi/cedrus/jpeg-nv16
Linux kernel
git repo user
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
tegra
/
clk-pll.c
Age
Commit message (
Expand
)
Author
2016-02-02
clk: tegra: Fix PLLE SS coefficients
Mark Kuo
2016-02-02
clk: tegra: Fix typos around clearing PLLE bits during enable
Rhyland Klein
2016-02-02
clk: tegra: Do not disable PLLE when under hardware control
Mark Kuo
2016-02-02
clk: tegra: pll: Fix potential sleeping-while-atomic
Andrew Bresticker
2015-12-17
clk: tegra: Read correct IDDQ register in PLL_SS registration
Bill Huang
2015-12-17
clk: tegra: Fix WARN_ON in PLL_RE registration
Bill Huang
2015-12-17
clk: tegra: pll: Fix issues with rates for VCO PLLs
Andrew Bresticker
2015-12-17
clk: tegra: Add support for Tegra210 clocks
Rhyland Klein
2015-12-17
clk: tegra: pll: Add logic for SS
Bill Huang
2015-12-17
clk: tegra: pll: Add dyn_ramp callback
Rhyland Klein
2015-12-17
clk: tegra: pll: Add Set_default logic
Bill Huang
2015-12-17
clk: tegra: pll: Adjust vco_min if SDM present
Bill Huang
2015-12-17
clk: tegra: pll: Add support for PLLMB for Tegra210
Rhyland Klein
2015-12-17
clk: tegra: pll: Add specialized logic for Tegra210
Rhyland Klein
2015-11-20
clk: tegra: pll: Update PLLM handling
Danny Huang
2015-11-20
clk: tegra: pll: Fix _pll_ramp_calc_pll logic and _calc_dynamic_ramp_rate
Rhyland Klein
2015-11-20
clk: tegra: pll: Add code to handle if resets are supported by PLL
Bill Huang
2015-11-20
clk: tegra: pll: Add logic for out-of-table rates for T210
Rhyland Klein
2015-11-20
clk: tegra: pll: Add logic for handling SDM data
Rhyland Klein
2015-11-20
clk: tegra: pll: Don't unconditionally set LOCK flags
Rhyland Klein
2015-11-20
clk: tegra: pll: Update warning message
Rhyland Klein
2015-11-20
clk: tegra: pll: Simplify clk_enable_path
Rhyland Klein
2015-11-20
clk: tegra: pll: Add tegra_pll_wait_for_lock to clk header
Rhyland Klein
2015-11-20
clk: tegra: Constify pdiv-to-hw mappings
Thierry Reding
2015-11-18
clk: tegra: Miscellaneous coding style cleanups
Thierry Reding
2015-08-24
clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw)
Stephen Boyd
2015-08-24
clk: tegra: Convert to clk_hw based provider APIs
Stephen Boyd
2015-07-20
clk: tegra: Properly include clk.h
Stephen Boyd
2015-04-10
clk: tegra: Remove needless initializations
Thierry Reding
2015-04-10
clk: tegra: Various whitespace cleanups
Thierry Reding
2015-02-02
clk: tegra: Add support for the Tegra132 CAR IP block
Paul Walmsley
2015-02-02
clk: tegra: Fix order of arguments in WARN
Tomeu Vizoso
2014-07-08
clk: tegra: Use XUSB-compatible SATA PLL sequence
Mikko Perttunen
2014-06-25
clk: tegra: Enable hardware control of SATA PLL
Mikko Perttunen
2014-05-28
Merge branch 'clk-fixes' into clk-next
Mike Turquette
2014-05-27
Merge tag 'clk-tegra-fixes-3.15' of git://nv-tegra.nvidia.com/user/pdeschrijv...
Mike Turquette
2014-05-22
clk: tegra: Enable hardware control of PLLE
Jim Lin
2014-05-16
clk: tegra: Fix wrong value written to PLLE_AUX
Tuomas Tynkkynen
2014-04-17
clk: tegra: Fix enabling of PLLE
Thierry Reding
2014-04-17
clk: tegra: Introduce divider mask and shift helpers
Thierry Reding
2014-04-17
clk: tegra: Fix PLLE programming
Thierry Reding
2013-12-19
clk: tegra: Staticize local variables in clk-pll.c
Sachin Kamat
2013-11-28
clk: tegra: fix __clk_lookup() return value checks
Wei Yongjun
2013-11-28
clk: tegra: Do not print errors for clk_round_rate()
Thierry Reding
2013-11-26
clk: tegra: Add support for PLLSS
Peter De Schrijver
2013-11-26
clk: tegra: move fields to tegra_clk_pll_params
Peter De Schrijver
2013-11-26
clk: tegra: use pll_ref as the pll_e parent
Peter De Schrijver
2013-11-26
clk: tegra: move some PLLC and PLLXC init to clk-pll.c
Peter De Schrijver
2013-11-26
clk: tegra: Fix clock rate computation
Thierry Reding
2013-11-26
clk: tegra: PLLE spread spectrum control
Peter De Schrijver
[next]