aboutsummaryrefslogtreecommitdiff
path: root/drivers/cxl
AgeCommit message (Expand)Author
2022-03-22cxl/core/port: Fix NULL but dereferenced coccicheck errorWan Jiabing
2022-02-17cxl/port: Hold port reference until decoder releaseDan Williams
2022-02-17cxl/port: Fix endpoint refcount leakDan Williams
2022-02-11cxl/core: Fix cxl_device_lock() class detectionDan Williams
2022-02-11cxl/core/port: Fix unregister_port() lock assertionDan Williams
2022-02-08cxl/regs: Fix size of CXL Capability Header RegisterJonathan Cameron
2022-02-08cxl/core/port: Handle invalid decodersDan Williams
2022-02-08cxl/core/port: Fix / relax decoder target enumerationDan Williams
2022-02-08cxl/core/port: Add endpoint decodersBen Widawsky
2022-02-08cxl/core: Move target_list out of base decoder attributesDan Williams
2022-02-08cxl/mem: Add the cxl_mem driverBen Widawsky
2022-02-08cxl/core/port: Add switch port enumerationDan Williams
2022-02-08cxl/memdev: Add numa_node attributeDan Williams
2022-02-08cxl/pci: Emit device serial numberDan Williams
2022-02-08cxl/pci: Implement wait for media activeBen Widawsky
2022-02-08cxl/pci: Retrieve CXL DVSEC memory infoBen Widawsky
2022-02-08cxl/pci: Cache device DVSEC offsetBen Widawsky
2022-02-08cxl/pci: Store component register base in cxldsBen Widawsky
2022-02-08cxl/core/port: Remove @host argument for dport + decoder enumerationDan Williams
2022-02-08cxl/port: Add a driver for 'struct cxl_port' objectsBen Widawsky
2022-02-08cxl/core: Emit modalias for CXL devicesDan Williams
2022-02-08cxl/core/hdm: Add CXL standard decoder enumeration to the coreDan Williams
2022-02-08cxl/core: Generalize dport enumeration in the coreDan Williams
2022-02-08cxl/pci: Rename pci.h to cxlpci.hDan Williams
2022-02-08cxl/port: Up-level cxl_add_dport() locking requirements to the callerDan Williams
2022-02-08cxl/pmem: Introduce a find_cxl_root() helperDan Williams
2022-02-08cxl/port: Introduce cxl_port_to_pci_bus()Dan Williams
2022-02-08cxl/core/port: Use dedicated lock for decoder target listDan Williams
2022-02-08cxl: Prove CXL lockingDan Williams
2022-02-08cxl/core: Track port depthBen Widawsky
2022-02-08cxl/core/port: Make passthrough decoder init implicitBen Widawsky
2022-02-08cxl/core: Fix cxl_probe_component_regs() error messageDan Williams
2022-02-08cxl/core/port: Clarify decoder creationBen Widawsky
2022-02-08cxl/core: Convert decoder range to resourceBen Widawsky
2022-02-08cxl/decoder: Hide physical address information from non-rootDan Williams
2022-02-08cxl/core/port: Rename bus.c to port.cDan Williams
2022-02-08cxl: Introduce module_cxl_driverBen Widawsky
2022-02-08cxl/acpi: Map component registers for Root PortsBen Widawsky
2022-02-08cxl/pci: Add new DVSEC definitionsBen Widawsky
2022-02-08cxl: Flesh out register namesBen Widawsky
2022-02-08cxl/pci: Defer mailbox status checks to command timeoutsDan Williams
2022-02-08cxl/pci: Implement Interface Ready TimeoutBen Widawsky
2022-02-08cxl: Rename CXL_MEM to CXL_PCIBen Widawsky
2022-01-04cxl/core: Remove cxld_const_init in cxl_decoder_alloc()Nathan Chancellor
2021-11-15cxl/pmem: Fix module reload vs workqueue stateDan Williams
2021-11-15ACPI: NUMA: Add a node and memblk for each CFMWS not in SRATAlison Schofield
2021-11-15cxl/test: Mock acpi_table_parse_cedt()Dan Williams
2021-11-15cxl/acpi: Convert CFMWS parsing to ACPI sub-table helpersDan Williams
2021-11-15cxl/memdev: Remove unused cxlmd fieldIra Weiny
2021-11-15cxl/core: Convert to EXPORT_SYMBOL_NS_GPLDan Williams
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-25 10:57:55 +0000