aboutsummaryrefslogtreecommitdiff
path: root/drivers/iommu/intel-pasid.h
AgeCommit message (Expand)Author
2020-01-07iommu/vt-d: Add PASID_FLAG_FL5LP for first-level pasid setupLu Baolu
2019-05-27iommu/vt-d: Introduce macros useful for dumping DMAR tableSai Praneeth Prakhya
2018-12-11iommu/vt-d: Shared virtual address in scalable modeLu Baolu
2018-12-11iommu/vt-d: Add first level page table interfaceLu Baolu
2018-12-11iommu/vt-d: Setup context and enable RID2PASID supportLu Baolu
2018-12-11iommu/vt-d: Setup pasid entry for RID2PASID supportLu Baolu
2018-12-11iommu/vt-d: Add second level page table interfaceLu Baolu
2018-12-11iommu/vt-d: Reserve a domain id for FL and PT modesLu Baolu
2018-12-11iommu/vt-d: Manage scalalble mode PASID tablesLu Baolu
2018-09-25iommu/vt-d: Handle memory shortage on pasid table allocationLu Baolu
2018-07-20iommu/vt-d: Per PCI device pasid table interfacesLu Baolu
2018-07-20iommu/vt-d: Global PASID name spaceLu Baolu
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-03 15:36:22 +0000