blob: 14b3e1d01777cb9be27e0331aa66c7ba95797010 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
|
#ifndef __MACH_URQUELL_H
#define __MACH_URQUELL_H
/*
* ------ 0x00000000 ------------------------------------
* CS0 | (SW1,SW47) EEPROM, SRAM, NOR FLASH
* -----+ 0x04000000 ------------------------------------
* CS1 | (SW47) SRAM, SRAM-LAN-PCMCIA, NOR FLASH
* -----+ 0x08000000 ------------------------------------
* CS2 | DDR3
* CS3 |
* -----+ 0x10000000 ------------------------------------
* CS4 | PCIe
* -----+ 0x14000000 ------------------------------------
* CS5 | (SW47) LRAM/URAM, SRAM-LAN-PCMCIA
* -----+ 0x18000000 ------------------------------------
* CS6 | ATA, NAND FLASH
* -----+ 0x1c000000 ------------------------------------
* CS7 | SH7786 register
* -----+------------------------------------------------
*/
#define NOR_FLASH_ADDR 0x00000000
#define NOR_FLASH_SIZE 0x04000000
#define CS1_BASE 0x05000000
#define CS5_BASE 0x15000000
#define FPGA_BASE CS1_BASE
#define BOARDREG(ofs) (FPGA_BASE + ofs##_OFS)
#define UBOARDREG(ofs) (0xa0000000 + FPGA_BASE + ofs##_OFS)
#define SRSTR_OFS 0x0000 /* System reset register */
#define BDMR_OFS 0x0010 /* Board operating mode resister */
#define IRL0SR_OFS 0x0020 /* IRL0 Status register */
#define IRL0MSKR_OFS 0x0030 /* IRL0 Mask register */
#define IRL1SR_OFS 0x0040 /* IRL1 Status register */
#define IRL1MSKR_OFS 0x0050 /* IRL1 Mask register */
#define IRL2SR_OFS 0x0060 /* IRL2 Status register */
#define IRL2MSKR_OFS 0x0070 /* IRL2 Mask register */
#define IRL3SR_OFS 0x0080 /* IRL3 Status register */
#define IRL3MSKR_OFS 0x0090 /* IRL3 Mask register */
#define SOFTINTR_OFS 0x0120 /* Softwear Interrupt register */
#define SLEDR_OFS 0x0130 /* LED control resister */
#define MAPSCIFSWR_OFS 0x0140 /* Map/SCIF Switch register */
#define FPVERR_OFS 0x0150 /* FPGA Version register */
#define FPDATER_OFS 0x0160 /* FPGA Date register */
#define FPYEARR_OFS 0x0170 /* FPGA Year register */
#define TCLKCR_OFS 0x0180 /* TCLK Control register */
#define DIPSWMR_OFS 0x1000 /* DIPSW monitor register */
#define FPODR_OFS 0x1010 /* Output port data register */
#define ATACNR_OFS 0x1020 /* ATA-CN Control/status register */
#define FPINDR_OFS 0x1030 /* Input port data register */
#define MDSWMR_OFS 0x1040 /* MODE SW monitor register */
#define DDR3BUPCR_OFS 0x1050 /* DDR3 Backup control register */
#define SSICODECCR_OFS 0x1060 /* SSI-CODEC control register */
#define PCIESLOTSR_OFS 0x1070 /* PCIexpress Slot status register */
#define ETHERPORTSR_OFS 0x1080 /* EtherPhy Port status register */
#define LATCHCR_OFS 0x3000 /* Latch control register */
#define LATCUAR_OFS 0x3010 /* Latch upper address register */
#define LATCLAR_OFS 0x3012 /* Latch lower address register */
#define LATCLUDR_OFS 0x3024 /* Latch D31-16 register */
#define LATCLLDR_OFS 0x3026 /* Latch D15-0 register */
#define CHARLED_OFS 0x2000 /* Character LED */
#endif /* __MACH_URQUELL_H */
|
