1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
|
/*
* STK1160 driver
*
* Copyright (C) 2012 Ezequiel Garcia
* <elezegarcia--a.t--gmail.com>
*
* Copyright (C) 2016 Marcel Hasler
* <mahasler--a.t--gmail.com>
*
* Based on Easycap driver by R.M. Thomas
* Copyright (C) 2010 R.M. Thomas
* <rmthomas--a.t--sciolus.org>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#include "stk1160.h"
#include "stk1160-reg.h"
static void stk1160_write_ac97(struct stk1160 *dev, u16 reg, u16 value)
{
/* Set codec register address */
stk1160_write_reg(dev, STK1160_AC97_ADDR, reg);
/* Set codec command */
stk1160_write_reg(dev, STK1160_AC97_CMD, value & 0xff);
stk1160_write_reg(dev, STK1160_AC97_CMD + 1, (value & 0xff00) >> 8);
/*
* Set command write bit to initiate write operation.
* The bit will be cleared when transfer is done.
*/
stk1160_write_reg(dev, STK1160_AC97CTL_0, 0x8c);
}
#ifdef DEBUG
static u16 stk1160_read_ac97(struct stk1160 *dev, u16 reg)
{
u8 vall = 0;
u8 valh = 0;
/* Set codec register address */
stk1160_write_reg(dev, STK1160_AC97_ADDR, reg);
/*
* Set command read bit to initiate read operation.
* The bit will be cleared when transfer is done.
*/
stk1160_write_reg(dev, STK1160_AC97CTL_0, 0x8b);
/* Retrieve register value */
stk1160_read_reg(dev, STK1160_AC97_CMD, &vall);
stk1160_read_reg(dev, STK1160_AC97_CMD + 1, &valh);
return (valh << 8) | vall;
}
void stk1160_ac97_dump_regs(struct stk1160 *dev)
{
u16 value;
value = stk1160_read_ac97(dev, 0x12); /* CD volume */
stk1160_dbg("0x12 == 0x%04x", value);
value = stk1160_read_ac97(dev, 0x10); /* Line-in volume */
stk1160_dbg("0x10 == 0x%04x", value);
value = stk1160_read_ac97(dev, 0x0e); /* MIC volume (mono) */
stk1160_dbg("0x0e == 0x%04x", value);
value = stk1160_read_ac97(dev, 0x16); /* Aux volume */
stk1160_dbg("0x16 == 0x%04x", value);
value = stk1160_read_ac97(dev, 0x1a); /* Record select */
stk1160_dbg("0x1a == 0x%04x", value);
value = stk1160_read_ac97(dev, 0x02); /* Master volume */
stk1160_dbg("0x02 == 0x%04x", value);
value = stk1160_read_ac97(dev, 0x1c); /* Record gain */
stk1160_dbg("0x1c == 0x%04x", value);
}
#endif
void stk1160_ac97_setup(struct stk1160 *dev)
{
/* Two-step reset AC97 interface and hardware codec */
stk1160_write_reg(dev, STK1160_AC97CTL_0, 0x94);
stk1160_write_reg(dev, STK1160_AC97CTL_0, 0x8c);
/* Set 16-bit audio data and choose L&R channel*/
stk1160_write_reg(dev, STK1160_AC97CTL_1 + 2, 0x01);
stk1160_write_reg(dev, STK1160_AC97CTL_1 + 3, 0x00);
/* Setup channels */
stk1160_write_ac97(dev, 0x12, 0x8808); /* CD volume */
stk1160_write_ac97(dev, 0x10, 0x0808); /* Line-in volume */
stk1160_write_ac97(dev, 0x0e, 0x0008); /* MIC volume (mono) */
stk1160_write_ac97(dev, 0x16, 0x0808); /* Aux volume */
stk1160_write_ac97(dev, 0x1a, 0x0404); /* Record select */
stk1160_write_ac97(dev, 0x02, 0x0000); /* Master volume */
stk1160_write_ac97(dev, 0x1c, 0x0808); /* Record gain */
#ifdef DEBUG
stk1160_ac97_dump_regs(dev);
#endif
}
|
