aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/meson/meson8b.h
AgeCommit message (Expand)Author
2021-09-23clk: meson: meson8b: Initialize the HDMI PLL registersMartin Blumenstingl
2021-09-23clk: meson: meson8b: Add the vid_pll_lvds_en gate clockMartin Blumenstingl
2021-09-23clk: meson: meson8b: Export the video clocksMartin Blumenstingl
2020-07-21Merge branch 'clk-amlogic' into clk-nextStephen Boyd
2020-07-10Replace HTTP links with HTTPS ones: Common CLK frameworkAlexander A. Klimov
2020-07-09clk: meson: meson8b: add the vclk2_en gate clockMartin Blumenstingl
2020-07-09clk: meson: meson8b: add the vclk_en gate clockMartin Blumenstingl
2020-05-02clk: meson: meson8b: Don't rely on u-boot to init all GP_PLL registersMartin Blumenstingl
2020-04-14clk: meson8b: export the HDMI system clockMartin Blumenstingl
2019-06-11clk: meson: meson8b: add the cts_i958 clockMartin Blumenstingl
2019-06-11clk: meson: meson8b: add the cts_mclk_i958 clocksMartin Blumenstingl
2019-06-11clk: meson: meson8b: add the cts_amclk clocksMartin Blumenstingl
2019-04-01clk: meson: meson8b: add the video decoder clock treesMartin Blumenstingl
2019-04-01clk: meson: meson8b: add the VPU clock treesMartin Blumenstingl
2019-04-01clk: meson: meson8b: add support for the GP_PLL clock on Meson8m2Martin Blumenstingl
2019-02-13clk: meson: meson8b: fix the naming of the APB clocksMartin Blumenstingl
2019-01-07clk: meson: meson8b: add the GPU clock treeMartin Blumenstingl
2018-12-03clk: meson: meson8b: add the read-only video clock treesMartin Blumenstingl
2018-12-03clk: meson: meson8b: add the fractional divider for vid_pll_dcoMartin Blumenstingl
2018-11-23clk: meson: meson8b: add the CPU clock post divider clocksMartin Blumenstingl
2018-11-23clk: meson: meson8b: rename cpu_div2/cpu_div3 to cpu_in_div2/cpu_in_div3Martin Blumenstingl
2018-09-26clk: meson: clk-pll: remove od parametersJerome Brunet
2018-05-18clk: meson: use SPDX license identifiers consistentlyJerome Brunet
2018-05-15clk: meson: meson8b: add support for the NAND clocksMartin Blumenstingl
2018-03-13clk: meson: add fdiv clock gatesJerome Brunet
2018-03-13clk: meson: add mpll pre-dividerJerome Brunet
2018-03-13clk: meson: rework meson8b cpu clockJerome Brunet
2018-03-13clk: meson: split divider and gate part of mpllJerome Brunet
2017-08-04clk: meson: meson8b: register the built-in reset controllerMartin Blumenstingl
2017-08-04clk: meson8b: expose every clock in the bindingsJerome Brunet
2017-06-12clk: meson8b: export the ethernet gate clockMartin Blumenstingl
2017-06-12clk: meson8b: export the USB clocksMartin Blumenstingl
2017-06-12clk: meson8b: export the gate clock for the HW random number generatorMartin Blumenstingl
2017-06-12clk: meson8b: export the SDIO clockMartin Blumenstingl
2017-06-12clk: meson8b: export the SAR ADC clocksMartin Blumenstingl
2017-03-27clk: meson8b: add the mplls clocks 0, 1 and 2Jerome Brunet
2016-09-01meson: clk: Add support for clock gatesAlexander Müller
2016-09-01clk: meson: Copy meson8b CLKID defines to private header fileAlexander Müller
2016-09-01meson: clk: Rename register names according to Amlogic datasheetAlexander Müller
2016-09-01meson: clk: Move register definitions to meson8b.hAlexander Müller