arch/arm/dts/qcom-ipq4019-u-boot.dtsi


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104

// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/ {
	soc {
		switch: switch@c000000 {
			compatible = "qcom,ipq4019-ess";
			reg = <0xc000000 0x80000>, <0x98000 0x800>, <0xc080000 0x8000>;
			reg-names = "base", "psgmii_phy", "edma";
			resets = <&gcc ESS_PSGMII_ARES>, <&gcc ESS_RESET>;
			reset-names = "psgmii", "ess";
			clocks = <&gcc GCC_ESS_CLK>;
			clock-names = "ess";
			mdio = <&mdio>;
			interrupts = <GIC_SPI  65 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  66 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  67 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  68 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  69 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  70 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  71 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  72 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  73 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  74 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  75 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  76 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  77 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  78 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  79 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI  80 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 240 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 241 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 242 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 243 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 244 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 245 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 246 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 247 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 248 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 249 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 250 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 251 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 252 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 253 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 254 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 255 IRQ_TYPE_EDGE_RISING>;
			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				swport1: port@1 { /* MAC1 */
					reg = <1>;
					label = "lan1";
					phy-handle = <&ethphy0>;
					phy-mode = "psgmii";

					status = "disabled";
				};

				swport2: port@2 { /* MAC2 */
					reg = <2>;
					label = "lan2";
					phy-handle = <&ethphy1>;
					phy-mode = "psgmii";

					status = "disabled";
				};

				swport3: port@3 { /* MAC3 */
					reg = <3>;
					label = "lan3";
					phy-handle = <&ethphy2>;
					phy-mode = "psgmii";

					status = "disabled";
				};

				swport4: port@4 { /* MAC4 */
					reg = <4>;
					label = "lan4";
					phy-handle = <&ethphy3>;
					phy-mode = "psgmii";

					status = "disabled";
				};

				swport5: port@5 { /* MAC5 */
					reg = <5>;
					label = "wan";
					phy-handle = <&ethphy4>;
					phy-mode = "psgmii";

					status = "disabled";
				};
			};
		};
	};
};

&mdio {
	psgmiiphy: psgmii-phy@5 {
		reg = <5>;
	};
};