aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMichal Simek2023-09-22 12:35:34 +0200
committerMichal Simek2023-10-09 10:25:32 +0200
commit1b273a960a76796dbb48ef209eae6b4fd617ba20 (patch)
tree538cccfb9c090dfe23b88d650b1e9181e5d2dc2c
parent1aa867094bde250aea13599c1e37229f1ea897b0 (diff)
arm64: zynqmp: Describe bus-width for SD card on KV260
SD card is connected with 4 data lines which should be described properly. Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/065cb9f1c6706eb4d70066e25cfc30d17b9f875d.1695378830.git.michal.simek@amd.com
-rw-r--r--arch/arm/dts/zynqmp-sck-kv-g-revA.dtso2
-rw-r--r--arch/arm/dts/zynqmp-sck-kv-g-revB.dtso2
2 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm/dts/zynqmp-sck-kv-g-revA.dtso b/arch/arm/dts/zynqmp-sck-kv-g-revA.dtso
index 55bef1df75d..72361f6f9e4 100644
--- a/arch/arm/dts/zynqmp-sck-kv-g-revA.dtso
+++ b/arch/arm/dts/zynqmp-sck-kv-g-revA.dtso
@@ -156,7 +156,7 @@
disable-wp;
xlnx,mio-bank = <1>;
assigned-clock-rates = <187498123>;
- bus-width = <8>;
+ bus-width = <4>;
};
&gem3 {
diff --git a/arch/arm/dts/zynqmp-sck-kv-g-revB.dtso b/arch/arm/dts/zynqmp-sck-kv-g-revB.dtso
index 1b1d9e772f5..44738cef23b 100644
--- a/arch/arm/dts/zynqmp-sck-kv-g-revB.dtso
+++ b/arch/arm/dts/zynqmp-sck-kv-g-revB.dtso
@@ -144,7 +144,7 @@
clk-phase-uhs-sdr25 = <120>, <60>;
clk-phase-uhs-ddr50 = <126>, <48>;
assigned-clock-rates = <187498123>;
- bus-width = <8>;
+ bus-width = <4>;
};
&gem3 {