aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorBin Meng2020-04-16 08:09:29 -0700
committerAndes2020-04-23 10:14:06 +0800
commit84dc9d26908798c7e9ee5469965c16653593fde5 (patch)
tree1f907f2352cf4ffeafd834aa00dffbb219b51fa1
parented1475e2f46cec0dbde308a67576f9ea32b0287c (diff)
riscv: Merge unnecessary SMP ifdefs in start.S
Two consecutive SMP ifdefs blocks can be combined into one. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Atish Patra <atish.patra@wdc.com>
-rw-r--r--arch/riscv/cpu/start.S4
1 files changed, 0 insertions, 4 deletions
diff --git a/arch/riscv/cpu/start.S b/arch/riscv/cpu/start.S
index 6b3ff99c388..ecf0482635b 100644
--- a/arch/riscv/cpu/start.S
+++ b/arch/riscv/cpu/start.S
@@ -58,9 +58,7 @@ _start:
/* tp: hart id */
li t0, CONFIG_NR_CPUS
bge tp, t0, hart_out_of_bounds_loop
-#endif
-#ifdef CONFIG_SMP
/* set xSIE bit to receive IPIs */
#if CONFIG_IS_ENABLED(RISCV_MMODE)
li t0, MIE_MSIE
@@ -377,9 +375,7 @@ hart_out_of_bounds_loop:
/* Harts in this loop are out of bounds, increase CONFIG_NR_CPUS. */
wfi
j hart_out_of_bounds_loop
-#endif
-#ifdef CONFIG_SMP
/* SMP relocation entry */
secondary_hart_relocate:
/* a1: new sp */