diff options
| author | Michal Simek | 2014-01-20 11:05:37 +0100 |
|---|---|---|
| committer | Michal Simek | 2014-02-19 09:41:22 +0100 |
| commit | 96a5d4dc1ec1ce26b32a3fa294816a47b62ae68a (patch) | |
| tree | 9699d1c17c0cc165be902e49ad8255dbe4528fe1 | |
| parent | d6c9bbaad194b48e799ed84df67b629424a56508 (diff) | |
zynq: Update CLK in bdinfo
ARM has specific clk entries which should be also setup.
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
| -rw-r--r-- | arch/arm/cpu/armv7/zynq/clk.c | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/arch/arm/cpu/armv7/zynq/clk.c b/arch/arm/cpu/armv7/zynq/clk.c index 43071111c4d..d2885dc2b9e 100644 --- a/arch/arm/cpu/armv7/zynq/clk.c +++ b/arch/arm/cpu/armv7/zynq/clk.c @@ -161,6 +161,8 @@ static void init_ddr_clocks(void) clks[dci_clk].frequency = DIV_ROUND_CLOSEST( DIV_ROUND_CLOSEST(prate, div0), div1); clks[dci_clk].name = "dci"; + + gd->bd->bi_ddr_freq = clks[ddr3x_clk].frequency / 1000000; } static void init_cpu_clocks(void) @@ -593,6 +595,9 @@ int set_cpu_clk_info(void) init_periph_clocks(); init_aper_clocks(); + gd->bd->bi_arm_freq = gd->cpu_clk / 1000000; + gd->bd->bi_dsp_freq = 0; + return 0; } |