diff options
| author | Heesub Shin | 2024-04-28 23:24:03 +0900 |
|---|---|---|
| committer | Patrice Chotard | 2024-06-18 08:55:52 +0200 |
| commit | 9ea73f6f53310c9eede926e039c9a281aa9f6447 (patch) | |
| tree | cfbb3a4808271aa30e13dbf1d28eacf88f93eee2 | |
| parent | 2ae44edf1d341db1a0102150e02f463c90d657a0 (diff) | |
ARM: dts: stm32: use internal clock for Tx for stm32mp157c-odyssey
In Odyssey board, we should use the internal clock from RCC as the
transmit clock, instead of the external clock from ETH_CLK125 pad. This
commit adds a property, st,eth-clk-sel, so that the ETH_CLK_SEL mux
selects ETH_CLK.
Signed-off-by: Heesub Shin <heesub@gmail.com>
Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com>
| -rw-r--r-- | arch/arm/dts/stm32mp157c-odyssey.dts | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/arm/dts/stm32mp157c-odyssey.dts b/arch/arm/dts/stm32mp157c-odyssey.dts index 17bcf56f744..53ba018197d 100644 --- a/arch/arm/dts/stm32mp157c-odyssey.dts +++ b/arch/arm/dts/stm32mp157c-odyssey.dts @@ -75,6 +75,7 @@ phy-mode = "rgmii-id"; max-speed = <1000>; phy-handle = <&phy0>; + st,ext-phyclk; mdio0 { #address-cells = <1>; |