aboutsummaryrefslogtreecommitdiff
path: root/arch/x86/cpu/quark/dram.c
diff options
context:
space:
mode:
authorBin Meng2015-02-02 22:35:27 +0800
committerSimon Glass2015-02-06 12:07:41 -0700
commit828d9af5eca7404ded18e0ede453f8040fd01f78 (patch)
treea6ec6bad4bc6272d1609759b9bace2ea055614af /arch/x86/cpu/quark/dram.c
parent0fae4d24df15b9133643c37e1a1d0d832fff801c (diff)
x86: Add basic Intel Quark processor support
Add minimum codes to support Intel Quark SoC. DRAM initialization is not ready yet so a hardcoded gd->ram_size is assigned. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/x86/cpu/quark/dram.c')
-rw-r--r--arch/x86/cpu/quark/dram.c39
1 files changed, 39 insertions, 0 deletions
diff --git a/arch/x86/cpu/quark/dram.c b/arch/x86/cpu/quark/dram.c
new file mode 100644
index 00000000000..fbdc3cde050
--- /dev/null
+++ b/arch/x86/cpu/quark/dram.c
@@ -0,0 +1,39 @@
+/*
+ * Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
+ *
+ * SPDX-License-Identifier: GPL-2.0+
+ */
+
+#include <common.h>
+#include <asm/post.h>
+#include <asm/arch/quark.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+int dram_init(void)
+{
+ /* hardcode the DRAM size for now */
+ gd->ram_size = DRAM_MAX_SIZE;
+ post_code(POST_DRAM);
+
+ return 0;
+}
+
+void dram_init_banksize(void)
+{
+ gd->bd->bi_dram[0].start = 0;
+ gd->bd->bi_dram[0].size = gd->ram_size;
+}
+
+/*
+ * This function looks for the highest region of memory lower than 4GB which
+ * has enough space for U-Boot where U-Boot is aligned on a page boundary.
+ * It overrides the default implementation found elsewhere which simply
+ * picks the end of ram, wherever that may be. The location of the stack,
+ * the relocation address, and how far U-Boot is moved by relocation are
+ * set in the global data structure.
+ */
+ulong board_get_usable_ram_top(ulong total_size)
+{
+ return gd->ram_size;
+}