aboutsummaryrefslogtreecommitdiff
path: root/arch
diff options
context:
space:
mode:
authorPeng Fan2023-04-28 12:08:31 +0800
committerStefano Babic2023-05-21 16:54:41 +0200
commit4a5c5d56f55a2622e3620e7634b08b3620e709dd (patch)
treeda72f96271afef106822acd0d4f73a1b6c3e971e /arch
parent3c5dcec79174fea5176bc2e0922875143c38f673 (diff)
imx9: clock: config arm alt root to 500mhz
Config the A55 alt root clock to 500MHz(LD mode frequency) by default. Normally, this clock root is only used as an intermediate clock soure for A55 core/dsu when change the ARM PLL frequency. Signed-off-by: Peng Fan <peng.fan@nxp.com>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/mach-imx/imx9/clock.c6
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/arm/mach-imx/imx9/clock.c b/arch/arm/mach-imx/imx9/clock.c
index 3faab0685f7..957f80fce2e 100644
--- a/arch/arm/mach-imx/imx9/clock.c
+++ b/arch/arm/mach-imx/imx9/clock.c
@@ -727,6 +727,12 @@ struct imx_clk_setting imx_clk_settings[] = {
};
#else
struct imx_clk_setting imx_clk_settings[] = {
+ /*
+ * Set A55 clk to 500M. This clock root is normally used as intermediate
+ * clock source for A55 core/DSU when doing ARM PLL reconfig. set it to
+ * 500MHz(LD mode frequency) should be ok.
+ */
+ {ARM_A55_CLK_ROOT, SYS_PLL_PFD0, 2},
/* Set A55 periphal to 333M */
{ARM_A55_PERIPH_CLK_ROOT, SYS_PLL_PFD0, 3},
/* Set A55 mtr bus to 133M */