diff options
| author | Sebastian Reichel | 2020-12-15 00:41:57 +0100 |
|---|---|---|
| committer | Stefano Babic | 2020-12-26 14:56:09 +0100 |
| commit | 717bf50f4b362c1f4fac5ac9f030fab5bed9cf65 (patch) | |
| tree | a5de5a3557e1c0aeaf19347701a907be8c64b873 /arch | |
| parent | c44d374bef118a07b44a5a5f596569891cfc6d21 (diff) | |
board: ge: bx50v3: cleanup phy config
The current PHY rework does the following things:
1. Configure 125MHz clock
2. Setup the TX clock delay (RX is enabled by default),
3. Setup reserved bits to avoid voltage peak
The clock delays are nowadays already configured by the
PHY driver (in ar803x_delay_config). The code for that
can simply be dropped. The clock speed can also be
configured by the PHY driver by adding the device tree
property "qca,clk-out-frequency".
What is left is setting up the undocumented reserved bits
to avoid the voltage peak problem. I slightly improved its
documentation while updating the board's PHY rework code.
Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com>
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/arm/dts/imx6q-ba16.dtsi | 11 |
1 files changed, 11 insertions, 0 deletions
diff --git a/arch/arm/dts/imx6q-ba16.dtsi b/arch/arm/dts/imx6q-ba16.dtsi index 7d8f61f2fd7..9da2bb6e869 100644 --- a/arch/arm/dts/imx6q-ba16.dtsi +++ b/arch/arm/dts/imx6q-ba16.dtsi @@ -174,6 +174,17 @@ pinctrl-0 = <&pinctrl_enet>; phy-mode = "rgmii-id"; status = "okay"; + phy-handle = <&phy0>; + + mdio { + #address-cells = <1>; + #size-cells = <0>; + + phy0: ethernet-phy@4 { + reg = <4>; + qca,clk-out-frequency = <125000000>; + }; + }; }; &hdmi { |