aboutsummaryrefslogtreecommitdiff
path: root/arch
diff options
context:
space:
mode:
authorHeiko Schocher2023-01-24 18:06:52 +0100
committerTom Rini2023-02-06 13:04:53 -0500
commit73038dd6fdaf4c7d11df1b5c163f28ed67b40c28 (patch)
tree251093fdd55f873ae4627ee3adc4cd29a4616f59 /arch
parenta78b2538fdd7357a8f4bd439a4a148859c120785 (diff)
powerpc: dts: updates socrates board
include common e500v2_power_isa.dtsi and rearrange some nodes. Signed-off-by: Heiko Schocher <hs@denx.de>
Diffstat (limited to 'arch')
-rw-r--r--arch/powerpc/dts/socrates.dts59
1 files changed, 32 insertions, 27 deletions
diff --git a/arch/powerpc/dts/socrates.dts b/arch/powerpc/dts/socrates.dts
index 452cf58b5e6..ea75eb6af3d 100644
--- a/arch/powerpc/dts/socrates.dts
+++ b/arch/powerpc/dts/socrates.dts
@@ -9,6 +9,8 @@
/dts-v1/;
+/include/ "e500v2_power_isa.dtsi"
+
/ {
model = "abb,socrates";
compatible = "abb,socrates";
@@ -142,26 +144,29 @@
phy-handle = <&phy0>;
tbi-handle = <&tbi0>;
phy-connection-type = "rgmii-id";
+ };
- mdio@520 {
- #address-cells = <1>;
- #size-cells = <0>;
- compatible = "fsl,gianfar-mdio";
- reg = <0x520 0x20>;
-
- phy0: ethernet-phy@0 {
- interrupt-parent = <&mpic>;
- interrupts = <0 1>;
- reg = <0>;
- };
- phy1: ethernet-phy@1 {
- interrupt-parent = <&mpic>;
- interrupts = <0 1>;
- reg = <1>;
- };
- tbi0: tbi-phy@11 {
- reg = <0x11>;
- };
+ mdio@24520 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "fsl,gianfar-mdio";
+ reg = <0x24520 0x20>;
+
+ phy0: ethernet-phy@0 {
+ compatible = "ethernet-phy-ieee802.3-c22";
+ interrupt-parent = <&mpic>;
+ interrupts = <0 1>;
+ reg = <0>;
+ };
+
+ phy1: ethernet-phy@1 {
+ compatible = "ethernet-phy-ieee802.3-c22";
+ interrupt-parent = <&mpic>;
+ interrupts = <0 1>;
+ reg = <1>;
+ };
+ tbi0: tbi-phy@11 {
+ reg = <0x11>;
};
};
@@ -180,16 +185,16 @@
phy-handle = <&phy1>;
tbi-handle = <&tbi1>;
phy-connection-type = "rgmii-id";
+ };
- mdio@520 {
- #address-cells = <1>;
- #size-cells = <0>;
- compatible = "fsl,gianfar-tbi";
- reg = <0x520 0x20>;
+ mdio@26520 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "fsl,gianfar-tbi";
+ reg = <0x26520 0x20>;
- tbi1: tbi-phy@11 {
- reg = <0x11>;
- };
+ tbi1: tbi-phy@11 {
+ reg = <0x11>;
};
};