aboutsummaryrefslogtreecommitdiff
path: root/board
diff options
context:
space:
mode:
authorBin Meng2015-01-06 22:14:19 +0800
committerSimon Glass2015-01-13 07:25:04 -0800
commit24ef04280cc9730679d390acb41bb02487527303 (patch)
tree7562e90025097515a4531a512481231df909396c /board
parent9d74f03460a788e004fb1fb4cb53003d26f57298 (diff)
x86: Move CONFIG_SYS_CAR_xxx to Kconfig
Move CONFIG_SYS_CAR_ADDR and CONFIG_SYS_CAR_SIZE to Kconfig so that we don't need them in the board configuration file thus the same board configuratoin file can be used to build both coreboot version and bare version. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'board')
-rw-r--r--board/coreboot/coreboot/Kconfig12
-rw-r--r--board/google/chromebook_link/Kconfig8
2 files changed, 20 insertions, 0 deletions
diff --git a/board/coreboot/coreboot/Kconfig b/board/coreboot/coreboot/Kconfig
index e5ccf5848f2..f2cd75409e4 100644
--- a/board/coreboot/coreboot/Kconfig
+++ b/board/coreboot/coreboot/Kconfig
@@ -25,4 +25,16 @@ config DEFAULT_DEVICE_TREE
This option selects the board Device Tree Source (dts) file in
arch/x86/dts/ directory to be used to build U-Boot for coreboot.
+config SYS_CAR_ADDR
+ hex "Board specific Cache-As-RAM (CAR) address"
+ default 0x19200000
+ help
+ This option specifies the board specific Cache-As-RAM (CAR) address.
+
+config SYS_CAR_SIZE
+ hex "Board specific Cache-As-RAM (CAR) size"
+ default 0x4000
+ help
+ This option specifies the board specific Cache-As-RAM (CAR) size.
+
endif
diff --git a/board/google/chromebook_link/Kconfig b/board/google/chromebook_link/Kconfig
index a9a55e8d830..33a31f311fc 100644
--- a/board/google/chromebook_link/Kconfig
+++ b/board/google/chromebook_link/Kconfig
@@ -30,4 +30,12 @@ config EARLY_POST_CROS_EC
bool "Enable early post to Chrome OS EC"
default y
+config SYS_CAR_ADDR
+ hex
+ default 0xff7e0000
+
+config SYS_CAR_SIZE
+ hex
+ default 0x20000
+
endif