diff options
author | Tero Kristo | 2019-09-27 19:14:29 +0300 |
---|---|---|
committer | Tom Rini | 2019-10-11 13:32:39 -0400 |
commit | 752a45a153c778bb8b2cdcd0933180b311858b86 (patch) | |
tree | 56cd2a455b2357e15d69c6610b44a30fd30ed019 /configs/am335x_evm_defconfig | |
parent | 9850d4e52f7f8da1bab7fae32f90e8eba7b4f6af (diff) |
board: ti: am335x-ice: Configure the CDCE913 clock synthesizer
AM335x-ICE boards contain the CDCE913 clock synthesizer, and their
reset crystal capacitance load value of 10pF is wrong leading into
lost packets in certain networking tests. Add DT data for this
device, and probe it from the board file to program the crystal
capacitance load value to 0pF to avoid any problems.
Signed-off-by: Tero Kristo <t-kristo@ti.com>
Diffstat (limited to 'configs/am335x_evm_defconfig')
-rw-r--r-- | configs/am335x_evm_defconfig | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/configs/am335x_evm_defconfig b/configs/am335x_evm_defconfig index 2aa9b65caf4..93a28b290b2 100644 --- a/configs/am335x_evm_defconfig +++ b/configs/am335x_evm_defconfig @@ -77,3 +77,5 @@ CONFIG_DYNAMIC_CRC_TABLE=y CONFIG_RSA=y CONFIG_LZO=y # CONFIG_OF_LIBFDT_OVERLAY is not set +CONFIG_CLK=y +CONFIG_CLK_CDCE9XX=y |