aboutsummaryrefslogtreecommitdiff
path: root/configs/chromebook_bob_defconfig
diff options
context:
space:
mode:
authorTom Rini2019-04-29 15:54:04 -0400
committerTom Rini2019-04-29 21:41:40 -0400
commitd168bcb6fe39108042c0c771f0823a95346a8e7e (patch)
tree040ed446b489b31e90e2bfc33f6dfbafe746b31b /configs/chromebook_bob_defconfig
parent6aebc0d11a10f48a54146c5e71bbef15a1a458fc (diff)
configs: Resync with savedefconfig
Rsync all defconfig files using moveconfig.py Signed-off-by: Tom Rini <trini@konsulko.com>
Diffstat (limited to 'configs/chromebook_bob_defconfig')
-rw-r--r--configs/chromebook_bob_defconfig4
1 files changed, 2 insertions, 2 deletions
diff --git a/configs/chromebook_bob_defconfig b/configs/chromebook_bob_defconfig
index ce3deccb8a4..5de0ca42b61 100644
--- a/configs/chromebook_bob_defconfig
+++ b/configs/chromebook_bob_defconfig
@@ -10,13 +10,13 @@ CONFIG_ROCKCHIP_BOOT_MODE_REG=0
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
# CONFIG_SPL_MMC_SUPPORT is not set
CONFIG_TARGET_CHROMEBOOK_BOB=y
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_SPL_STACK_R_ADDR=0x80000
CONFIG_DEBUG_UART_BASE=0xff1a0000
CONFIG_DEBUG_UART_CLOCK=24000000
-CONFIG_SPL_STACK_R_ADDR=0x80000
CONFIG_SPL_SPI_FLASH_SUPPORT=y
CONFIG_SPL_SPI_SUPPORT=y
CONFIG_DEBUG_UART=y
-CONFIG_NR_DRAM_BANKS=1
CONFIG_FIT=y
CONFIG_SPL_LOAD_FIT=y
CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-rockchip/make_fit_atf.py"