aboutsummaryrefslogtreecommitdiff
path: root/configs/zynq_zc706_defconfig
diff options
context:
space:
mode:
authorMichal Simek2018-06-04 08:33:30 +0200
committerTom Rini2018-06-04 11:25:30 -0400
commitdcd8a102ca33b6b15bc578076d3a50f66e6d3af3 (patch)
tree7b4d7ddc87c166b205417dd760f6eee41a49fdb4 /configs/zynq_zc706_defconfig
parent809e0e398a91db7bf8b4d6259d9bfc6fbd6bce83 (diff)
xilinx: Sync symbols location in defconfigs
CONFIG_DEBUG_UART_BASE and CONFIG_DEBUG_UART_CLOCK have changed that's why this sync. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Diffstat (limited to 'configs/zynq_zc706_defconfig')
-rw-r--r--configs/zynq_zc706_defconfig4
1 files changed, 2 insertions, 2 deletions
diff --git a/configs/zynq_zc706_defconfig b/configs/zynq_zc706_defconfig
index 82576146a71..ea61a964ff2 100644
--- a/configs/zynq_zc706_defconfig
+++ b/configs/zynq_zc706_defconfig
@@ -3,6 +3,8 @@ CONFIG_SYS_CONFIG_NAME="zynq_zc70x"
CONFIG_ARCH_ZYNQ=y
CONFIG_SYS_TEXT_BASE=0x4000000
CONFIG_SPL=y
+CONFIG_DEBUG_UART_BASE=0xe0001000
+CONFIG_DEBUG_UART_CLOCK=50000000
CONFIG_IDENT_STRING=" Xilinx Zynq ZC706"
CONFIG_SPL_STACK_R_ADDR=0x200000
CONFIG_DEFAULT_DEVICE_TREE="zynq-zc706"
@@ -57,8 +59,6 @@ CONFIG_PHY_REALTEK=y
CONFIG_PHY_XILINX=y
CONFIG_ZYNQ_GEM=y
CONFIG_DEBUG_UART_ZYNQ=y
-CONFIG_DEBUG_UART_BASE=0xe0001000
-CONFIG_DEBUG_UART_CLOCK=50000000
CONFIG_DEBUG_UART_ANNOUNCE=y
CONFIG_ZYNQ_SERIAL=y
CONFIG_ZYNQ_QSPI=y