diff options
author | Priyanka Jain | 2011-02-08 13:13:15 +0530 |
---|---|---|
committer | Kumar Gala | 2011-04-04 09:24:42 -0500 |
commit | 0c871e952e77fe9f3b88d52778d2b5d82da4d884 (patch) | |
tree | 9b68a642ac0646d9260a2488abef330597c2d5c1 /include/ppc_asm.tmpl | |
parent | f098c9c880f08c7b090a4c5bcb924eef1663a32e (diff) |
powerpc/85xx: Use DDR for RAMBOOT instead of L2 SRAM on p1_p2_rdb
Using DDR as RAMBOOT base instead of L2SRAM for SDCard and SPI Flash
boot loaders because:
- P1_P2_RDB boards have soldered DDR so no need for SPD
- Also P102x has 256K L2 cache size so becomes a limiting factor for
size of image that could be loaded in SRAM mode and would require three
stage boot loader (TPL).
Changes done:
1. CONFIG_SYS_TEXT_BASE to 0x11000000
2. CONFIG_RESET_VECTOR_ADDRESS to 0x1107fffc
Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Poonam Aggrwal <Poonam.Aggrwal@freescale.com>
Signed-off-by: Dipen Dudhat <Dipen.Dudhat@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'include/ppc_asm.tmpl')
0 files changed, 0 insertions, 0 deletions