aboutsummaryrefslogtreecommitdiff
path: root/dts/upstream/src/arm64/amlogic/amlogic-t7-a311d2-an400.dts
diff options
context:
space:
mode:
Diffstat (limited to 'dts/upstream/src/arm64/amlogic/amlogic-t7-a311d2-an400.dts')
-rw-r--r--dts/upstream/src/arm64/amlogic/amlogic-t7-a311d2-an400.dts39
1 files changed, 39 insertions, 0 deletions
diff --git a/dts/upstream/src/arm64/amlogic/amlogic-t7-a311d2-an400.dts b/dts/upstream/src/arm64/amlogic/amlogic-t7-a311d2-an400.dts
new file mode 100644
index 00000000000..c05edebb90b
--- /dev/null
+++ b/dts/upstream/src/arm64/amlogic/amlogic-t7-a311d2-an400.dts
@@ -0,0 +1,39 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2023 Amlogic, Inc. All rights reserved.
+ */
+
+/dts-v1/;
+
+#include "amlogic-t7.dtsi"
+
+/ {
+ model = "Amlogic A311D2 AN400 Development Board";
+ compatible = "amlogic,an400", "amlogic,a311d2", "amlogic,t7";
+ interrupt-parent = <&gic>;
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ aliases {
+ serial0 = &uart_a;
+ };
+
+ memory@0 {
+ device_type = "memory";
+ reg = <0x00000000 0x00000000 0x00000000 0xE0000000
+ 0x00000001 0x00000000 0x00000000 0x20000000>;
+ };
+
+ xtal: xtal-clk {
+ compatible = "fixed-clock";
+ clock-frequency = <24000000>;
+ clock-output-names = "xtal";
+ #clock-cells = <0>;
+ };
+};
+
+&uart_a {
+ clocks = <&xtal>, <&xtal>, <&xtal>;
+ clock-names = "xtal", "pclk", "baud";
+ status = "okay";
+};