aboutsummaryrefslogtreecommitdiff
path: root/dts/upstream/src/arm64/marvell/cn9130-crb-B.dts
diff options
context:
space:
mode:
Diffstat (limited to 'dts/upstream/src/arm64/marvell/cn9130-crb-B.dts')
-rw-r--r--dts/upstream/src/arm64/marvell/cn9130-crb-B.dts46
1 files changed, 46 insertions, 0 deletions
diff --git a/dts/upstream/src/arm64/marvell/cn9130-crb-B.dts b/dts/upstream/src/arm64/marvell/cn9130-crb-B.dts
new file mode 100644
index 00000000000..0904cb0309a
--- /dev/null
+++ b/dts/upstream/src/arm64/marvell/cn9130-crb-B.dts
@@ -0,0 +1,46 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2020 Marvell International Ltd.
+ */
+
+#include "cn9130-crb.dtsi"
+
+/ {
+ model = "Marvell Armada CN9130-CRB-B";
+};
+
+&cp0_pcie0 {
+ status = "okay";
+ num-lanes = <1>;
+ num-viewport = <8>;
+ /* Generic PHY, providing serdes lanes */
+ phys = <&cp0_comphy0 0>;
+ iommu-map =
+ <0x0 &smmu 0x480 0x20>,
+ <0x100 &smmu 0x4a0 0x20>,
+ <0x200 &smmu 0x4c0 0x20>;
+ iommu-map-mask = <0x031f>;
+};
+
+&cp0_sata0 {
+ status = "okay";
+ sata-port@0 {
+ status = "okay";
+ /* Generic PHY, providing serdes lanes */
+ phys = <&cp0_comphy2 0>;
+ };
+};
+
+&cp0_usb3_0 {
+ status = "okay";
+ usb-phy = <&cp0_usb3_0_phy0>;
+ phy-names = "usb";
+ phys = <&cp0_comphy1 0>;
+};
+
+&cp0_usb3_1 {
+ status = "okay";
+ usb-phy = <&cp0_usb3_0_phy1>;
+ phy-names = "usb";
+ phys = <&cp0_comphy3 1>;
+};