aboutsummaryrefslogtreecommitdiff
path: root/dts/upstream/src/arm64/microchip/sparx5_nand.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'dts/upstream/src/arm64/microchip/sparx5_nand.dtsi')
-rw-r--r--dts/upstream/src/arm64/microchip/sparx5_nand.dtsi31
1 files changed, 31 insertions, 0 deletions
diff --git a/dts/upstream/src/arm64/microchip/sparx5_nand.dtsi b/dts/upstream/src/arm64/microchip/sparx5_nand.dtsi
new file mode 100644
index 00000000000..ce0747fd644
--- /dev/null
+++ b/dts/upstream/src/arm64/microchip/sparx5_nand.dtsi
@@ -0,0 +1,31 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2020 Microchip Technology Inc. and its subsidiaries.
+ */
+
+&gpio {
+ cs14_pins: cs14-pins {
+ pins = "GPIO_44";
+ function = "si";
+ };
+};
+
+&spi0 {
+ pinctrl-0 = <&si2_pins>;
+ pinctrl-names = "default";
+ spi@e {
+ compatible = "spi-mux";
+ mux-controls = <&mux>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <14>; /* CS14 */
+ flash@6 {
+ compatible = "spi-nand";
+ pinctrl-0 = <&cs14_pins>;
+ pinctrl-names = "default";
+ reg = <0x6>; /* SPI2 */
+ spi-max-frequency = <42000000>;
+ rx-sample-delay-ns = <7>; /* Tune for speed */
+ };
+ };
+};