aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/dts/socfpga_arria10.dtsi
AgeCommit message (Expand)Author
2018-08-24ARM: dts: socfpga: Add missing NAND resetMarek Vasut
2018-08-24ARM: dts: socfpga: Flag timer clock as pre-relocMarek Vasut
2018-08-13ARM: dts: socfpga: Add u-boot,dm-pre-reloc to necessary clock nodesMarek Vasut
2018-08-13ARM: dts: socfpga: Add missing I2C resetsMarek Vasut
2018-08-13ARM: dts: socfpga: Fix Arria10 GMAC resetsMarek Vasut
2018-08-13ARM: dts: socfpga: Add missing UART resetsMarek Vasut
2018-08-13ARM: dts: socfpga: Flag reset manager on A10 as pre-relocMarek Vasut
2018-07-25ARM: dts: socfpga: Adjust NAND register layout on Arria10Marek Vasut
2018-05-18ARM: socfpga: Synchronize Arria10 DTsMarek Vasut
2018-01-24dts: cadence_spi: Sync DT bindings with LinuxJason Rush
2017-05-18arm: dts: Add dts and dtsi for Arria 10Ley Foon Tan
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-11 10:02:57 +0000