aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/dts
AgeCommit message (Expand)Author
2021-04-08riscv: dts: mpfs-icicle-kit: Drop 'clock-frequency' in the uart nodesBin Meng
2021-04-08riscv: sifive: Rename fu540 board to unleashedBin Meng
2021-04-08riscv: Add watchdog bindings for the k210Sean Anderson
2021-02-25riscv: k210: Enable QSPI for spi3Sean Anderson
2021-01-18riscv: dts: Add device tree for Microchip Icicle KitPadmarao Begari
2020-12-18riscv: Add device tree bindings for SPISean Anderson
2020-12-18spi: dw: Add SoC-specific compatible stringsSean Anderson
2020-10-26riscv: fu540: dts: Correct reg size of clint nodePragnesh Patel
2020-10-26riscv: k210: Reduce DMA block sizeSean Anderson
2020-10-08riscv: add DT binding for BOOT button on Maix boardHeinrich Schuchardt
2020-10-08riscv: Add pinmux and gpio bindings for Kendryte K210Sean Anderson
2020-09-30riscv: Update SiFive device tree for new CLINT driverSean Anderson
2020-09-30riscv: Update Kendryte device tree for new CLINT driverSean Anderson
2020-08-04fu540: dtsi: add reset producer and consumer entriesSagar Shrikant Kadam
2020-07-24riscv: dts: hifive-unleashed-a00: Make memory node available to SPLBin Meng
2020-07-24sifive: fu540: Add Booting from SPIJagan Teki
2020-07-06Merge branch 'next'Tom Rini
2020-07-03riscv: sifive: fu540: enable all cache ways from U-Boot properPragnesh Patel
2020-07-02riscv: fu540: dts: Correct reg size of otp and dmc nodesBin Meng
2020-07-02riscv: fu540: dts: Remove the unnecessary space in the cpu2_intc nodeBin Meng
2020-07-01riscv: dts: hifive-unleashed-a00: add cpu aliasesSagar Shrikant Kadam
2020-07-01riscv: Add device tree for K210 and Sipeed Maix BitMSean Anderson
2020-06-04riscv: sifive: fu540: add SPL configurationPragnesh Patel
2020-06-04riscv: dts: sifive: Sync hifive-unleashed-a00 dts from linuxPragnesh Patel
2020-06-04riscv: sifive: dts: fu540: set ethernet clock ratePragnesh Patel
2020-06-04riscv: sifive: dts: fu540: add U-Boot dmc nodePragnesh Patel
2020-06-04sifive: dts: fu540: Add DDR controller and phy register settingsPragnesh Patel
2020-06-04riscv: sifive: dts: fu540: Add board -u-boot.dtsi filesPragnesh Patel
2020-06-04riscv: sifive: fu540: Use OTP DM driver for serial environment variablePragnesh Patel
2020-04-30sifive: fu540: Enable spi-nor flash supportJagan Teki
2020-04-30riscv: dts: hifive-unleashed-a00: Add -u-boot.dtsiJagan Teki
2019-12-10riscv: dts: Add #address-cells and #size-cells in nor nodeRick Chen
2019-12-10riscv: dts: Support four cores SMPRick Chen
2019-12-10riscv: dts: Add hifive-unleashed-a00 dts from LinuxJagan Teki
2019-09-03riscv: dts: move out AE350 L2 node from cpus nodeRick Chen
2019-04-12dts: switch spi-flash to jedec, spi-nor compatibleNeil Armstrong
2019-04-08riscv: dts: fix CONFIG_DEFAULT_DEVICE_TREE failureRick Chen
2019-04-08riscv: dts: ae350 support SMPRick Chen
2018-12-18riscv: Remove ae350.dtsBin Meng
2018-11-26riscv: dts: Add ae350_32.dts for RV32IRick Chen
2018-11-26riscv: dts: Sync to Linux Kernel ae350 dts.Rick Chen
2018-10-03riscv: ae350: Clean up mixed tabs and spaces in the dtsBin Meng
2018-05-29riscv: dts: Support cfi flashRick Chen
2018-05-29riscv: dts: Sync DT with Linux KernelRick Chen
2018-05-29riscv: cpu: nx25: Rename as ax25Rick Chen
2018-05-07SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini
2018-03-30riscv: dts: AE250 support sd High-Speed modeRick Chen
2018-01-12riscv: nx25: dts: Add AE250 dts to support RISC-VRick Chen