aboutsummaryrefslogtreecommitdiff
path: root/board/freescale/corenet_ds
AgeCommit message (Expand)Author
2013-08-09powerpc/mpc8xxx: Add memory reset controlYork Sun
2013-08-09powerpc/corenet: Move RCW print to cpu.cYork Sun
2013-07-24Add GPL-2.0+ SPDX-License-Identifier to source filesWolfgang Denk
2013-05-24powerpc/p5040: fix mdio mux for 10G portShaohui Xie
2013-05-24powerpc/p5040: enable PBL tool supportShaohui Xie
2013-05-10Fix references to the documentation filesAnatolij Gustschin
2013-02-04ppc: Move lbc_clk and cpu to arch_global_dataSimon Glass
2013-01-30powerpc/p2041: add RCW file for P2041RDBValentin Longchamp
2012-11-27powerpc/corenet_ds: Update DDR timing for single-rank DIMMsYork Sun
2012-11-27powerpc/85xx: add support for the Freescale P5040DS Superhydra reference boardTimur Tabi
2012-08-23powerpc/85xx: get rid of enum board_slots in P4080 MDIO driverTimur Tabi
2012-08-23powerpc/CoreNet: add tool to support pbl image build.Shaohui Xie
2012-04-24powerpc/85xx: don't display address map size (32-bit vs. 36-bit) during bootTimur Tabi
2012-02-27net: phy: make board_phy_config responsible for calling drv->configTroy Kisky
2011-11-08powerpc/QorIQ: fix network frame manager TBI PHY address settingsRoy Zang
2011-10-20powerpc/85xx: wait for alignment before resetting SERDES RX lanes (SERDES9)Timur Tabi
2011-10-18fdt: Add new fdt_set_node_status & fdt_set_status_by_alias helpersShengzhou Liu
2011-10-15punt unused clean/distclean targetsMike Frysinger
2011-10-09powerpc/mpc8xxx: Merge entries in DDR speed tableYork Sun
2011-09-29powerpc/85xx: refactor common P-Series CoreNet files for FSL boardsKumar Gala
2011-09-29powerpc/corenet_ds: Use separated speed tables for UDIMM and RDIMMYork Sun
2011-09-29powerpc/mpc8xxx: Move DDR RCW overriding to common codeYork Sun
2011-09-29powerpc/85xx: Cleanup extern in corenet_ds board codeKumar Gala
2011-09-29powerpc/hydra: Add ethernet support on P5020/P3041 DS boardsTimur Tabi
2011-09-29powerpc/85xx: Add FMan ethernet support to P4080DSAndy Fleming
2011-09-29powerpc/85xx: corenet_ds - Remove unused 'execute' perm in TLB entriesKumar Gala
2011-07-29powerpc/85xx: enable USB2 gadget mode for corenet ds boardShaohui Xie
2011-07-29MPC8xxx: drop redundant boot messagesWolfgang Denk
2011-07-29powerpc/85xx: Adding configuration for DCSRCR to enable 32M accessStephen George
2011-07-11powerpc/mpc85xx: Display a warning for unsupported DDR data ratesYork Sun
2011-07-11powerpc/corenet_ds: Fix RCW overriding for RDIMMYork Sun
2011-07-11powerpc/85xx: Fix compile errors if CONFIG_SYS_DPAA_QBMAN isn't setKumar Gala
2011-07-11powerpc/85xx: Fix compile errors if CONFIG_SYS_{B,Q}MAN_MEM_PHYS aren't setKumar Gala
2011-04-27powerpc: Add P3041DS/P5020DS board support (uses corenet_ds code)Kumar Gala
2011-04-10powerpc/85xx: Add PBL boot from SPI flash support on P4080DSShaohui Xie
2011-04-04powerpc/85xx: Update fixed DDR3 timing table for P4080DSYork Sun
2011-04-04powerpc/8xxx: Refactor fsl_ddr_get_spd into common code from boardKumar Gala
2011-04-04powerpc/8xxx: Replace fsl_ddr_get_mem_data_rate with get_ddr_freq()Kumar Gala
2011-04-04powerpc: Move cpu specific lmb reserve to arch_lmb_reserveKumar Gala
2011-04-04powerpc/85xx: Declare fsl_ddr_set_memctl_regs in <asm/fsl_ddr_sdram.h>Kumar Gala
2011-04-04powerpc/85xx: Remove DATARATE_*_MHZ defines in static ddr initKumar Gala
2011-03-05powerpc/corenet_ds: revise platform dependent parametersYork Sun
2011-03-05corenet_ds: pick the middle value for all tested timing parametersYork Sun
2011-01-19corenet_ds: Extend board specific parametersYork Sun
2011-01-19powerpc/85xx: Move RESET_VECTOR_ADDRESS into config.hKumar Gala
2011-01-14powerpc/8xxx: Move fsl_is_spd() into generic 8xxx ddr codeKumar Gala
2011-01-14powerpc/8xxx: Refactor SRIO initialization into common codeKumar Gala
2011-01-14powerpc/85xx: Rework corenet_ds pci_init_board to use common FSL PCIe codeKumar Gala
2010-11-17Switch from archive libraries to partial linkingSebastien Carlier
2010-11-14fsl: Clean up printing of PCI boot infoPeter Tyser
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-14 22:49:17 +0000