arch/arm/dts/fsl-ls1012a-2g5rdb.dts


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

// SPDX-License-Identifier: GPL-2.0+
/*
 * NXP ls1012a 2G5RDB board device tree source
 *
 * Copyright 2017 NXP
 */

/dts-v1/;
#include "fsl-ls1012a.dtsi"

/ {
	model = "LS1012A 2G5RDB Board";

	aliases {
		spi0 = &qspi;
	};

	chosen {
		stdout-path = &duart0;
	};
};

&qspi {
	bus-num = <0>;
	status = "okay";

	qflash0: s25fl128s@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};

&i2c0 {
	status = "okay";
};

&duart0 {
	status = "okay";
};

&sata {
	status = "okay";
};