1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
// SPDX-License-Identifier: GPL-2.0+
#include <dt-bindings/memory/stm32-sdram.h>
/{
clocks {
bootph-all;
};
aliases {
gpio0 = &gpioa;
gpio1 = &gpiob;
gpio2 = &gpioc;
gpio3 = &gpiod;
gpio4 = &gpioe;
gpio5 = &gpiof;
gpio6 = &gpiog;
gpio7 = &gpioh;
gpio8 = &gpioi;
gpio9 = &gpioj;
gpio10 = &gpiok;
mmc0 = &sdmmc1;
pinctrl0 = &pinctrl;
};
soc {
bootph-all;
pin-controller {
bootph-all;
};
fmc: fmc@52004000 {
compatible = "st,stm32h7-fmc";
reg = <0x52004000 0x1000>;
clocks = <&rcc FMC_CK>;
pinctrl-0 = <&fmc_pins>;
pinctrl-names = "default";
status = "okay";
};
};
};
&clk_hse {
bootph-all;
};
&clk_i2s {
bootph-all;
};
&clk_lse {
bootph-all;
};
&fmc {
bootph-all;
};
&gpioa {
bootph-all;
compatible = "st,stm32-gpio";
};
&gpiob {
bootph-all;
compatible = "st,stm32-gpio";
};
&gpioc {
bootph-all;
compatible = "st,stm32-gpio";
};
&gpiod {
bootph-all;
compatible = "st,stm32-gpio";
};
&gpioe {
bootph-all;
compatible = "st,stm32-gpio";
};
&gpiof {
bootph-all;
compatible = "st,stm32-gpio";
};
&gpiog {
bootph-all;
compatible = "st,stm32-gpio";
};
&gpioh {
bootph-all;
compatible = "st,stm32-gpio";
};
&gpioi {
bootph-all;
compatible = "st,stm32-gpio";
};
&gpioj {
bootph-all;
compatible = "st,stm32-gpio";
};
&gpiok {
bootph-all;
compatible = "st,stm32-gpio";
};
&pwrcfg {
bootph-all;
};
&rcc {
bootph-all;
};
&sdmmc1 {
compatible = "st,stm32-sdmmc2", "arm,pl18x", "arm,primecell";
};
&timer5 {
bootph-all;
};
&pinctrl {
bootph-all;
};
|
