blob: c1e5700859dc13189771547cb4d30548d43539c9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Copyright 2018-2019 NXP
*/
#ifndef __CONTAINER_HEADER_H_
#define __CONTAINER_HEADER_H_
#include <linux/sizes.h>
#include <linux/types.h>
#define IV_MAX_LEN 32
#define HASH_MAX_LEN 64
#define CONTAINER_HDR_ALIGNMENT 0x400
#define CONTAINER_HDR_EMMC_OFFSET 0
#define CONTAINER_HDR_MMCSD_OFFSET SZ_32K
#define CONTAINER_HDR_QSPI_OFFSET SZ_4K
#define CONTAINER_HDR_NAND_OFFSET SZ_128M
struct container_hdr {
u8 version;
u8 length_lsb;
u8 length_msb;
u8 tag;
u32 flags;
u16 sw_version;
u8 fuse_version;
u8 num_images;
u16 sig_blk_offset;
u16 reserved;
} __packed;
struct boot_img_t {
u32 offset;
u32 size;
u64 dst;
u64 entry;
u32 hab_flags;
u32 meta;
u8 hash[HASH_MAX_LEN];
u8 iv[IV_MAX_LEN];
} __packed;
struct signature_block_hdr {
u8 version;
u8 length_lsb;
u8 length_msb;
u8 tag;
u16 srk_table_offset;
u16 cert_offset;
u16 blob_offset;
u16 signature_offset;
u32 reserved;
} __packed;
#endif
|
