blob: d6b9435d333c4d9729ad0392cba6f68e5bff7b74 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
/*
* Specialty padding for the Altera SoCFPGA preloader image
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef __BOOT0_H
#define __BOOT0_H
_start:
ARM_VECTORS
#ifdef CONFIG_SPL_BUILD
.balignl 64,0xf33db33f;
.word 0x1337c0d3; /* SoCFPGA preloader validation word */
.word 0xc01df00d; /* Version, flags, length */
.word 0xcafec0d3; /* Checksum, zero-pad */
nop;
b reset; /* SoCFPGA jumps here */
nop;
nop;
nop;
#endif
#endif /* __BOOT0_H */
|
