arch/arm/mach-uniphier/clk/clk-pxs3.c


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2017 Socionext Inc.
 */

#include <linux/bitops.h>
#include <linux/io.h>

#include "../init.h"
#include "../sc64-regs.h"

#define SDCTRL_EMMC_HW_RESET	0x59810280

void uniphier_pxs3_clk_init(void)
{
	u32 tmp;

	tmp = readl(sc_base + SC_RSTCTRL6);
	tmp |= BIT(8);			/* Mali */
	writel(tmp, sc_base + SC_RSTCTRL6);

	tmp = readl(sc_base + SC_CLKCTRL6);
	tmp |= BIT(8);			/* Mali */
	writel(tmp, sc_base + SC_CLKCTRL6);

	/* TODO: use "mmc-pwrseq-emmc" */
	writel(1, SDCTRL_EMMC_HW_RESET);
}