aboutsummaryrefslogtreecommitdiff
path: root/arch/mips/mach-octeon/include/mach/cvmx-iob-defs.h
blob: 0af444daf418135a2d0cadb342eedc6b2c23bc6a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2018-2022 Marvell International Ltd.
 *
 * Configuration and status register (CSR) type definitions for
 * Octeon iob.
 */

#ifndef __CVMX_IOB_DEFS_H__
#define __CVMX_IOB_DEFS_H__

#define CVMX_IOB_BIST_STATUS		(0x00011800F00007F8ull)
#define CVMX_IOB_CHIP_CUR_PWR		(0x00011800F0000828ull)
#define CVMX_IOB_CHIP_GLB_PWR_THROTTLE	(0x00011800F0000808ull)
#define CVMX_IOB_CHIP_PWR_OUT		(0x00011800F0000818ull)
#define CVMX_IOB_CTL_STATUS		(0x00011800F0000050ull)
#define CVMX_IOB_DWB_PRI_CNT		(0x00011800F0000028ull)
#define CVMX_IOB_FAU_TIMEOUT		(0x00011800F0000000ull)
#define CVMX_IOB_I2C_PRI_CNT		(0x00011800F0000010ull)
#define CVMX_IOB_INB_CONTROL_MATCH	(0x00011800F0000078ull)
#define CVMX_IOB_INB_CONTROL_MATCH_ENB	(0x00011800F0000088ull)
#define CVMX_IOB_INB_DATA_MATCH		(0x00011800F0000070ull)
#define CVMX_IOB_INB_DATA_MATCH_ENB	(0x00011800F0000080ull)
#define CVMX_IOB_INT_ENB		(0x00011800F0000060ull)
#define CVMX_IOB_INT_SUM		(0x00011800F0000058ull)
#define CVMX_IOB_N2C_L2C_PRI_CNT	(0x00011800F0000020ull)
#define CVMX_IOB_N2C_RSP_PRI_CNT	(0x00011800F0000008ull)
#define CVMX_IOB_OUTB_COM_PRI_CNT	(0x00011800F0000040ull)
#define CVMX_IOB_OUTB_CONTROL_MATCH	(0x00011800F0000098ull)
#define CVMX_IOB_OUTB_CONTROL_MATCH_ENB (0x00011800F00000A8ull)
#define CVMX_IOB_OUTB_DATA_MATCH	(0x00011800F0000090ull)
#define CVMX_IOB_OUTB_DATA_MATCH_ENB	(0x00011800F00000A0ull)
#define CVMX_IOB_OUTB_FPA_PRI_CNT	(0x00011800F0000048ull)
#define CVMX_IOB_OUTB_REQ_PRI_CNT	(0x00011800F0000038ull)
#define CVMX_IOB_P2C_REQ_PRI_CNT	(0x00011800F0000018ull)
#define CVMX_IOB_PKT_ERR		(0x00011800F0000068ull)
#define CVMX_IOB_PP_BIST_STATUS		(0x00011800F0000700ull)
#define CVMX_IOB_TO_CMB_CREDITS		(0x00011800F00000B0ull)
#define CVMX_IOB_TO_NCB_DID_00_CREDITS	(0x00011800F0000800ull)
#define CVMX_IOB_TO_NCB_DID_111_CREDITS (0x00011800F0000B78ull)
#define CVMX_IOB_TO_NCB_DID_223_CREDITS (0x00011800F0000EF8ull)
#define CVMX_IOB_TO_NCB_DID_24_CREDITS	(0x00011800F00008C0ull)
#define CVMX_IOB_TO_NCB_DID_32_CREDITS	(0x00011800F0000900ull)
#define CVMX_IOB_TO_NCB_DID_40_CREDITS	(0x00011800F0000940ull)
#define CVMX_IOB_TO_NCB_DID_55_CREDITS	(0x00011800F00009B8ull)
#define CVMX_IOB_TO_NCB_DID_64_CREDITS	(0x00011800F0000A00ull)
#define CVMX_IOB_TO_NCB_DID_79_CREDITS	(0x00011800F0000A78ull)
#define CVMX_IOB_TO_NCB_DID_96_CREDITS	(0x00011800F0000B00ull)
#define CVMX_IOB_TO_NCB_DID_98_CREDITS	(0x00011800F0000B10ull)

/**
 * cvmx_iob_bist_status
 *
 * The result of the BIST run on the IOB memories.
 *
 */
union cvmx_iob_bist_status {
	u64 u64;
	struct cvmx_iob_bist_status_s {
		u64 reserved_2_63 : 62;
		u64 ibd : 1;
		u64 icd : 1;
	} s;
	struct cvmx_iob_bist_status_cn30xx {
		u64 reserved_18_63 : 46;
		u64 icnrcb : 1;
		u64 icr0 : 1;
		u64 icr1 : 1;
		u64 icnr1 : 1;
		u64 icnr0 : 1;
		u64 ibdr0 : 1;
		u64 ibdr1 : 1;
		u64 ibr0 : 1;
		u64 ibr1 : 1;
		u64 icnrt : 1;
		u64 ibrq0 : 1;
		u64 ibrq1 : 1;
		u64 icrn0 : 1;
		u64 icrn1 : 1;
		u64 icrp0 : 1;
		u64 icrp1 : 1;
		u64 ibd : 1;
		u64 icd : 1;
	} cn30xx;
	struct cvmx_iob_bist_status_cn30xx cn31xx;
	struct cvmx_iob_bist_status_cn30xx cn38xx;
	struct cvmx_iob_bist_status_cn30xx cn38xxp2;
	struct cvmx_iob_bist_status_cn30xx cn50xx;
	struct cvmx_iob_bist_status_cn30xx cn52xx;
	struct cvmx_iob_bist_status_cn30xx cn52xxp1;
	struct cvmx_iob_bist_status_cn30xx cn56xx;
	struct cvmx_iob_bist_status_cn30xx cn56xxp1;
	struct cvmx_iob_bist_status_cn30xx cn58xx;
	struct cvmx_iob_bist_status_cn30xx cn58xxp1;
	struct cvmx_iob_bist_status_cn61xx {
		u64 reserved_23_63 : 41;
		u64 xmdfif : 1;
		u64 xmcfif : 1;
		u64 iorfif : 1;
		u64 rsdfif : 1;
		u64 iocfif : 1;
		u64 icnrcb : 1;
		u64 icr0 : 1;
		u64 icr1 : 1;
		u64 icnr1 : 1;
		u64 icnr0 : 1;
		u64 ibdr0 : 1;
		u64 ibdr1 : 1;
		u64 ibr0 : 1;
		u64 ibr1 : 1;
		u64 icnrt : 1;
		u64 ibrq0 : 1;
		u64 ibrq1 : 1;
		u64 icrn0 : 1;
		u64 icrn1 : 1;
		u64 icrp0 : 1;
		u64 icrp1 : 1;
		u64 ibd : 1;
		u64 icd : 1;
	} cn61xx;
	struct cvmx_iob_bist_status_cn61xx cn63xx;
	struct cvmx_iob_bist_status_cn61xx cn63xxp1;
	struct cvmx_iob_bist_status_cn61xx cn66xx;
	struct cvmx_iob_bist_status_cn68xx {
		u64 reserved_18_63 : 46;
		u64 xmdfif : 1;
		u64 xmcfif : 1;
		u64 iorfif : 1;
		u64 rsdfif : 1;
		u64 iocfif : 1;
		u64 icnrcb : 1;
		u64 icr0 : 1;
		u64 icr1 : 1;
		u64 icnr0 : 1;
		u64 ibr0 : 1;
		u64 ibr1 : 1;
		u64 icnrt : 1;
		u64 ibrq0 : 1;
		u64 ibrq1 : 1;
		u64 icrn0 : 1;
		u64 icrn1 : 1;
		u64 ibd : 1;
		u64 icd : 1;
	} cn68xx;
	struct cvmx_iob_bist_status_cn68xx cn68xxp1;
	struct cvmx_iob_bist_status_cn61xx cn70xx;
	struct cvmx_iob_bist_status_cn61xx cn70xxp1;
	struct cvmx_iob_bist_status_cn61xx cnf71xx;
};

typedef union cvmx_iob_bist_status cvmx_iob_bist_status_t;

/**
 * cvmx_iob_chip_cur_pwr
 */
union cvmx_iob_chip_cur_pwr {
	u64 u64;
	struct cvmx_iob_chip_cur_pwr_s {
		u64 reserved_8_63 : 56;
		u64 current_power_setting : 8;
	} s;
	struct cvmx_iob_chip_cur_pwr_s cn70xx;
	struct cvmx_iob_chip_cur_pwr_s cn70xxp1;
};

typedef union cvmx_iob_chip_cur_pwr cvmx_iob_chip_cur_pwr_t;

/**
 * cvmx_iob_chip_glb_pwr_throttle
 *
 * Controls the min/max power settings.
 *
 */
union cvmx_iob_chip_glb_pwr_throttle {
	u64 u64;
	struct cvmx_iob_chip_glb_pwr_throttle_s {
		u64 reserved_34_63 : 30;
		u64 pwr_bw : 2;
		u64 pwr_max : 8;
		u64 pwr_min : 8;
		u64 pwr_setting : 16;
	} s;
	struct cvmx_iob_chip_glb_pwr_throttle_s cn70xx;
	struct cvmx_iob_chip_glb_pwr_throttle_s cn70xxp1;
};

typedef union cvmx_iob_chip_glb_pwr_throttle cvmx_iob_chip_glb_pwr_throttle_t;

/**
 * cvmx_iob_chip_pwr_out
 *
 * Power numbers from the various partitions on the chip.
 *
 */
union cvmx_iob_chip_pwr_out {
	u64 u64;
	struct cvmx_iob_chip_pwr_out_s {
		u64 cpu_pwr : 16;
		u64 chip_power : 16;
		u64 coproc_power : 16;
		u64 avg_chip_power : 16;
	} s;
	struct cvmx_iob_chip_pwr_out_s cn70xx;
	struct cvmx_iob_chip_pwr_out_s cn70xxp1;
};

typedef union cvmx_iob_chip_pwr_out cvmx_iob_chip_pwr_out_t;

/**
 * cvmx_iob_ctl_status
 *
 * IOB Control Status = IOB Control and Status Register
 * Provides control for IOB functions.
 */
union cvmx_iob_ctl_status {
	u64 u64;
	struct cvmx_iob_ctl_status_s {
		u64 reserved_11_63 : 53;
		u64 fif_dly : 1;
		u64 xmc_per : 4;
		u64 reserved_3_5 : 3;
		u64 pko_enb : 1;
		u64 dwb_enb : 1;
		u64 fau_end : 1;
	} s;
	struct cvmx_iob_ctl_status_cn30xx {
		u64 reserved_5_63 : 59;
		u64 outb_mat : 1;
		u64 inb_mat : 1;
		u64 pko_enb : 1;
		u64 dwb_enb : 1;
		u64 fau_end : 1;
	} cn30xx;
	struct cvmx_iob_ctl_status_cn30xx cn31xx;
	struct cvmx_iob_ctl_status_cn30xx cn38xx;
	struct cvmx_iob_ctl_status_cn30xx cn38xxp2;
	struct cvmx_iob_ctl_status_cn30xx cn50xx;
	struct cvmx_iob_ctl_status_cn52xx {
		u64 reserved_6_63 : 58;
		u64 rr_mode : 1;
		u64 outb_mat : 1;
		u64 inb_mat : 1;
		u64 pko_enb : 1;
		u64 dwb_enb : 1;
		u64 fau_end : 1;
	} cn52xx;
	struct cvmx_iob_ctl_status_cn30xx cn52xxp1;
	struct cvmx_iob_ctl_status_cn30xx cn56xx;
	struct cvmx_iob_ctl_status_cn30xx cn56xxp1;
	struct cvmx_iob_ctl_status_cn30xx cn58xx;
	struct cvmx_iob_ctl_status_cn30xx cn58xxp1;
	struct cvmx_iob_ctl_status_cn61xx {
		u64 reserved_11_63 : 53;
		u64 fif_dly : 1;
		u64 xmc_per : 4;
		u64 rr_mode : 1;
		u64 outb_mat : 1;
		u64 inb_mat : 1;
		u64 pko_enb : 1;
		u64 dwb_enb : 1;
		u64 fau_end : 1;
	} cn61xx;
	struct cvmx_iob_ctl_status_cn63xx {
		u64 reserved_10_63 : 54;
		u64 xmc_per : 4;
		u64 rr_mode : 1;
		u64 outb_mat : 1;
		u64 inb_mat : 1;
		u64 pko_enb : 1;
		u64 dwb_enb : 1;
		u64 fau_end : 1;
	} cn63xx;
	struct cvmx_iob_ctl_status_cn63xx cn63xxp1;
	struct cvmx_iob_ctl_status_cn61xx cn66xx;
	struct cvmx_iob_ctl_status_cn68xx {
		u64 reserved_11_63 : 53;
		u64 fif_dly : 1;
		u64 xmc_per : 4;
		u64 rsvr5 : 1;
		u64 outb_mat : 1;
		u64 inb_mat : 1;
		u64 pko_enb : 1;
		u64 dwb_enb : 1;
		u64 fau_end : 1;
	} cn68xx;
	struct cvmx_iob_ctl_status_cn68xx cn68xxp1;
	struct cvmx_iob_ctl_status_cn70xx {
		u64 reserved_10_63 : 54;
		u64 xmc_per : 4;
		u64 rr_mode : 1;
		u64 rsv4 : 1;
		u64 rsv3 : 1;
		u64 pko_enb : 1;
		u64 dwb_enb : 1;
		u64 fau_end : 1;
	} cn70xx;
	struct cvmx_iob_ctl_status_cn70xx cn70xxp1;
	struct cvmx_iob_ctl_status_cn61xx cnf71xx;
};

typedef union cvmx_iob_ctl_status cvmx_iob_ctl_status_t;

/**
 * cvmx_iob_dwb_pri_cnt
 *
 * DWB To CMB Priority Counter = Don't Write Back to CMB Priority Counter Enable and Timer Value
 * Enables and supplies the timeout count for raising the priority of Don't Write Back request to
 * the L2C.
 */
union cvmx_iob_dwb_pri_cnt {
	u64 u64;
	struct cvmx_iob_dwb_pri_cnt_s {
		u64 reserved_16_63 : 48;
		u64 cnt_enb : 1;
		u64 cnt_val : 15;
	} s;
	struct cvmx_iob_dwb_pri_cnt_s cn38xx;
	struct cvmx_iob_dwb_pri_cnt_s cn38xxp2;
	struct cvmx_iob_dwb_pri_cnt_s cn52xx;
	struct cvmx_iob_dwb_pri_cnt_s cn52xxp1;
	struct cvmx_iob_dwb_pri_cnt_s cn56xx;
	struct cvmx_iob_dwb_pri_cnt_s cn56xxp1;
	struct cvmx_iob_dwb_pri_cnt_s cn58xx;
	struct cvmx_iob_dwb_pri_cnt_s cn58xxp1;
	struct cvmx_iob_dwb_pri_cnt_s cn61xx;
	struct cvmx_iob_dwb_pri_cnt_s cn63xx;
	struct cvmx_iob_dwb_pri_cnt_s cn63xxp1;
	struct cvmx_iob_dwb_pri_cnt_s cn66xx;
	struct cvmx_iob_dwb_pri_cnt_s cn70xx;
	struct cvmx_iob_dwb_pri_cnt_s cn70xxp1;
	struct cvmx_iob_dwb_pri_cnt_s cnf71xx;
};

typedef union cvmx_iob_dwb_pri_cnt cvmx_iob_dwb_pri_cnt_t;

/**
 * cvmx_iob_fau_timeout
 *
 * FAU Timeout = Fetch and Add Unit Tag-Switch Timeout
 * How many clokc ticks the FAU unit will wait for a tag-switch before timing out.
 * for Queue 0.
 */
union cvmx_iob_fau_timeout {
	u64 u64;
	struct cvmx_iob_fau_timeout_s {
		u64 reserved_13_63 : 51;
		u64 tout_enb : 1;
		u64 tout_val : 12;
	} s;
	struct cvmx_iob_fau_timeout_s cn30xx;
	struct cvmx_iob_fau_timeout_s cn31xx;
	struct cvmx_iob_fau_timeout_s cn38xx;
	struct cvmx_iob_fau_timeout_s cn38xxp2;
	struct cvmx_iob_fau_timeout_s cn50xx;
	struct cvmx_iob_fau_timeout_s cn52xx;
	struct cvmx_iob_fau_timeout_s cn52xxp1;
	struct cvmx_iob_fau_timeout_s cn56xx;
	struct cvmx_iob_fau_timeout_s cn56xxp1;
	struct cvmx_iob_fau_timeout_s cn58xx;
	struct cvmx_iob_fau_timeout_s cn58xxp1;
	struct cvmx_iob_fau_timeout_s cn61xx;
	struct cvmx_iob_fau_timeout_s cn63xx;
	struct cvmx_iob_fau_timeout_s cn63xxp1;
	struct cvmx_iob_fau_timeout_s cn66xx;
	struct cvmx_iob_fau_timeout_s cn68xx;
	struct cvmx_iob_fau_timeout_s cn68xxp1;
	struct cvmx_iob_fau_timeout_s cn70xx;
	struct cvmx_iob_fau_timeout_s cn70xxp1;
	struct cvmx_iob_fau_timeout_s cnf71xx;
};

typedef union cvmx_iob_fau_timeout cvmx_iob_fau_timeout_t;

/**
 * cvmx_iob_i2c_pri_cnt
 *
 * IPD To CMB Store Priority Counter = IPD to CMB Store Priority Counter Enable and Timer Value
 * Enables and supplies the timeout count for raising the priority of IPD Store access to the
 * CMB.
 */
union cvmx_iob_i2c_pri_cnt {
	u64 u64;
	struct cvmx_iob_i2c_pri_cnt_s {
		u64 reserved_16_63 : 48;
		u64 cnt_enb : 1;
		u64 cnt_val : 15;
	} s;
	struct cvmx_iob_i2c_pri_cnt_s cn38xx;
	struct cvmx_iob_i2c_pri_cnt_s cn38xxp2;
	struct cvmx_iob_i2c_pri_cnt_s cn52xx;
	struct cvmx_iob_i2c_pri_cnt_s cn52xxp1;
	struct cvmx_iob_i2c_pri_cnt_s cn56xx;
	struct cvmx_iob_i2c_pri_cnt_s cn56xxp1;
	struct cvmx_iob_i2c_pri_cnt_s cn58xx;
	struct cvmx_iob_i2c_pri_cnt_s cn58xxp1;
	struct cvmx_iob_i2c_pri_cnt_s cn61xx;
	struct cvmx_iob_i2c_pri_cnt_s cn63xx;
	struct cvmx_iob_i2c_pri_cnt_s cn63xxp1;
	struct cvmx_iob_i2c_pri_cnt_s cn66xx;
	struct cvmx_iob_i2c_pri_cnt_s cn70xx;
	struct cvmx_iob_i2c_pri_cnt_s cn70xxp1;
	struct cvmx_iob_i2c_pri_cnt_s cnf71xx;
};

typedef union cvmx_iob_i2c_pri_cnt cvmx_iob_i2c_pri_cnt_t;

/**
 * cvmx_iob_inb_control_match
 *
 * Match pattern for the inbound control to set the INB_MATCH_BIT.
 *
 */
union cvmx_iob_inb_control_match {
	u64 u64;
	struct cvmx_iob_inb_control_match_s {
		u64 reserved_29_63 : 35;
		u64 mask : 8;
		u64 opc : 4;
		u64 dst : 9;
		u64 src : 8;
	} s;
	struct cvmx_iob_inb_control_match_s cn30xx;
	struct cvmx_iob_inb_control_match_s cn31xx;
	struct cvmx_iob_inb_control_match_s cn38xx;
	struct cvmx_iob_inb_control_match_s cn38xxp2;
	struct cvmx_iob_inb_control_match_s cn50xx;
	struct cvmx_iob_inb_control_match_s cn52xx;
	struct cvmx_iob_inb_control_match_s cn52xxp1;
	struct cvmx_iob_inb_control_match_s cn56xx;
	struct cvmx_iob_inb_control_match_s cn56xxp1;
	struct cvmx_iob_inb_control_match_s cn58xx;
	struct cvmx_iob_inb_control_match_s cn58xxp1;
	struct cvmx_iob_inb_control_match_s cn61xx;
	struct cvmx_iob_inb_control_match_s cn63xx;
	struct cvmx_iob_inb_control_match_s cn63xxp1;
	struct cvmx_iob_inb_control_match_s cn66xx;
	struct cvmx_iob_inb_control_match_s cn68xx;
	struct cvmx_iob_inb_control_match_s cn68xxp1;
	struct cvmx_iob_inb_control_match_s cn70xx;
	struct cvmx_iob_inb_control_match_s cn70xxp1;
	struct cvmx_iob_inb_control_match_s cnf71xx;
};

typedef union cvmx_iob_inb_control_match cvmx_iob_inb_control_match_t;

/**
 * cvmx_iob_inb_control_match_enb
 *
 * Enables the match of the corresponding bit in the IOB_INB_CONTROL_MATCH reister.
 *
 */
union cvmx_iob_inb_control_match_enb {
	u64 u64;
	struct cvmx_iob_inb_control_match_enb_s {
		u64 reserved_29_63 : 35;
		u64 mask : 8;
		u64 opc : 4;
		u64 dst : 9;
		u64 src : 8;
	} s;
	struct cvmx_iob_inb_control_match_enb_s cn30xx;
	struct cvmx_iob_inb_control_match_enb_s cn31xx;
	struct cvmx_iob_inb_control_match_enb_s cn38xx;
	struct cvmx_iob_inb_control_match_enb_s cn38xxp2;
	struct cvmx_iob_inb_control_match_enb_s cn50xx;
	struct cvmx_iob_inb_control_match_enb_s cn52xx;
	struct cvmx_iob_inb_control_match_enb_s cn52xxp1;
	struct cvmx_iob_inb_control_match_enb_s cn56xx;
	struct cvmx_iob_inb_control_match_enb_s cn56xxp1;
	struct cvmx_iob_inb_control_match_enb_s cn58xx;
	struct cvmx_iob_inb_control_match_enb_s cn58xxp1;
	struct cvmx_iob_inb_control_match_enb_s cn61xx;
	struct cvmx_iob_inb_control_match_enb_s cn63xx;
	struct cvmx_iob_inb_control_match_enb_s cn63xxp1;
	struct cvmx_iob_inb_control_match_enb_s cn66xx;
	struct cvmx_iob_inb_control_match_enb_s cn68xx;
	struct cvmx_iob_inb_control_match_enb_s cn68xxp1;
	struct cvmx_iob_inb_control_match_enb_s cn70xx;
	struct cvmx_iob_inb_control_match_enb_s cn70xxp1;
	struct cvmx_iob_inb_control_match_enb_s cnf71xx;
};

typedef union cvmx_iob_inb_control_match_enb cvmx_iob_inb_control_match_enb_t;

/**
 * cvmx_iob_inb_data_match
 *
 * Match pattern for the inbound data to set the INB_MATCH_BIT.
 *
 */
union cvmx_iob_inb_data_match {
	u64 u64;
	struct cvmx_iob_inb_data_match_s {
		u64 data : 64;
	} s;
	struct cvmx_iob_inb_data_match_s cn30xx;
	struct cvmx_iob_inb_data_match_s cn31xx;
	struct cvmx_iob_inb_data_match_s cn38xx;
	struct cvmx_iob_inb_data_match_s cn38xxp2;
	struct cvmx_iob_inb_data_match_s cn50xx;
	struct cvmx_iob_inb_data_match_s cn52xx;
	struct cvmx_iob_inb_data_match_s cn52xxp1;
	struct cvmx_iob_inb_data_match_s cn56xx;
	struct cvmx_iob_inb_data_match_s cn56xxp1;
	struct cvmx_iob_inb_data_match_s cn58xx;
	struct cvmx_iob_inb_data_match_s cn58xxp1;
	struct cvmx_iob_inb_data_match_s cn61xx;
	struct cvmx_iob_inb_data_match_s cn63xx;
	struct cvmx_iob_inb_data_match_s cn63xxp1;
	struct cvmx_iob_inb_data_match_s cn66xx;
	struct cvmx_iob_inb_data_match_s cn68xx;
	struct cvmx_iob_inb_data_match_s cn68xxp1;
	struct cvmx_iob_inb_data_match_s cn70xx;
	struct cvmx_iob_inb_data_match_s cn70xxp1;
	struct cvmx_iob_inb_data_match_s cnf71xx;
};

typedef union cvmx_iob_inb_data_match cvmx_iob_inb_data_match_t;

/**
 * cvmx_iob_inb_data_match_enb
 *
 * Enables the match of the corresponding bit in the IOB_INB_DATA_MATCH reister.
 *
 */
union cvmx_iob_inb_data_match_enb {
	u64 u64;
	struct cvmx_iob_inb_data_match_enb_s {
		u64 data : 64;
	} s;
	struct cvmx_iob_inb_data_match_enb_s cn30xx;
	struct cvmx_iob_inb_data_match_enb_s cn31xx;
	struct cvmx_iob_inb_data_match_enb_s cn38xx;
	struct cvmx_iob_inb_data_match_enb_s cn38xxp2;
	struct cvmx_iob_inb_data_match_enb_s cn50xx;
	struct cvmx_iob_inb_data_match_enb_s cn52xx;
	struct cvmx_iob_inb_data_match_enb_s cn52xxp1;
	struct cvmx_iob_inb_data_match_enb_s cn56xx;
	struct cvmx_iob_inb_data_match_enb_s cn56xxp1;
	struct cvmx_iob_inb_data_match_enb_s cn58xx;
	struct cvmx_iob_inb_data_match_enb_s cn58xxp1;
	struct cvmx_iob_inb_data_match_enb_s cn61xx;
	struct cvmx_iob_inb_data_match_enb_s cn63xx;
	struct cvmx_iob_inb_data_match_enb_s cn63xxp1;
	struct cvmx_iob_inb_data_match_enb_s cn66xx;
	struct cvmx_iob_inb_data_match_enb_s cn68xx;
	struct cvmx_iob_inb_data_match_enb_s cn68xxp1;
	struct cvmx_iob_inb_data_match_enb_s cn70xx;
	struct cvmx_iob_inb_data_match_enb_s cn70xxp1;
	struct cvmx_iob_inb_data_match_enb_s cnf71xx;
};

typedef union cvmx_iob_inb_data_match_enb cvmx_iob_inb_data_match_enb_t;

/**
 * cvmx_iob_int_enb
 *
 * The IOB's interrupt enable register.
 *
 */
union cvmx_iob_int_enb {
	u64 u64;
	struct cvmx_iob_int_enb_s {
		u64 reserved_8_63 : 56;
		u64 outb_mat : 1;
		u64 inb_mat : 1;
		u64 p_dat : 1;
		u64 np_dat : 1;
		u64 p_eop : 1;
		u64 p_sop : 1;
		u64 np_eop : 1;
		u64 np_sop : 1;
	} s;
	struct cvmx_iob_int_enb_cn30xx {
		u64 reserved_4_63 : 60;
		u64 p_eop : 1;
		u64 p_sop : 1;
		u64 np_eop : 1;
		u64 np_sop : 1;
	} cn30xx;
	struct cvmx_iob_int_enb_cn30xx cn31xx;
	struct cvmx_iob_int_enb_cn30xx cn38xx;
	struct cvmx_iob_int_enb_cn30xx cn38xxp2;
	struct cvmx_iob_int_enb_cn50xx {
		u64 reserved_6_63 : 58;
		u64 p_dat : 1;
		u64 np_dat : 1;
		u64 p_eop : 1;
		u64 p_sop : 1;
		u64 np_eop : 1;
		u64 np_sop : 1;
	} cn50xx;
	struct cvmx_iob_int_enb_cn50xx cn52xx;
	struct cvmx_iob_int_enb_cn50xx cn52xxp1;
	struct cvmx_iob_int_enb_cn50xx cn56xx;
	struct cvmx_iob_int_enb_cn50xx cn56xxp1;
	struct cvmx_iob_int_enb_cn50xx cn58xx;
	struct cvmx_iob_int_enb_cn50xx cn58xxp1;
	struct cvmx_iob_int_enb_cn50xx cn61xx;
	struct cvmx_iob_int_enb_cn50xx cn63xx;
	struct cvmx_iob_int_enb_cn50xx cn63xxp1;
	struct cvmx_iob_int_enb_cn50xx cn66xx;
	struct cvmx_iob_int_enb_cn68xx {
		u64 reserved_0_63 : 64;
	} cn68xx;
	struct cvmx_iob_int_enb_cn68xx cn68xxp1;
	struct cvmx_iob_int_enb_s cn70xx;
	struct cvmx_iob_int_enb_s cn70xxp1;
	struct cvmx_iob_int_enb_cn50xx cnf71xx;
};

typedef union cvmx_iob_int_enb cvmx_iob_int_enb_t;

/**
 * cvmx_iob_int_sum
 *
 * Contains the different interrupt summary bits of the IOB.
 *
 */
union cvmx_iob_int_sum {
	u64 u64;
	struct cvmx_iob_int_sum_s {
		u64 reserved_8_63 : 56;
		u64 outb_mat : 1;
		u64 inb_mat : 1;
		u64 p_dat : 1;
		u64 np_dat : 1;
		u64 p_eop : 1;
		u64 p_sop : 1;
		u64 np_eop : 1;
		u64 np_sop : 1;
	} s;
	struct cvmx_iob_int_sum_cn30xx {
		u64 reserved_4_63 : 60;
		u64 p_eop : 1;
		u64 p_sop : 1;
		u64 np_eop : 1;
		u64 np_sop : 1;
	} cn30xx;
	struct cvmx_iob_int_sum_cn30xx cn31xx;
	struct cvmx_iob_int_sum_cn30xx cn38xx;
	struct cvmx_iob_int_sum_cn30xx cn38xxp2;
	struct cvmx_iob_int_sum_cn50xx {
		u64 reserved_6_63 : 58;
		u64 p_dat : 1;
		u64 np_dat : 1;
		u64 p_eop : 1;
		u64 p_sop : 1;
		u64 np_eop : 1;
		u64 np_sop : 1;
	} cn50xx;
	struct cvmx_iob_int_sum_cn50xx cn52xx;
	struct cvmx_iob_int_sum_cn50xx cn52xxp1;
	struct cvmx_iob_int_sum_cn50xx cn56xx;
	struct cvmx_iob_int_sum_cn50xx cn56xxp1;
	struct cvmx_iob_int_sum_cn50xx cn58xx;
	struct cvmx_iob_int_sum_cn50xx cn58xxp1;
	struct cvmx_iob_int_sum_cn50xx cn61xx;
	struct cvmx_iob_int_sum_cn50xx cn63xx;
	struct cvmx_iob_int_sum_cn50xx cn63xxp1;
	struct cvmx_iob_int_sum_cn50xx cn66xx;
	struct cvmx_iob_int_sum_cn68xx {
		u64 reserved_0_63 : 64;
	} cn68xx;
	struct cvmx_iob_int_sum_cn68xx cn68xxp1;
	struct cvmx_iob_int_sum_s cn70xx;
	struct cvmx_iob_int_sum_s cn70xxp1;
	struct cvmx_iob_int_sum_cn50xx cnf71xx;
};

typedef union cvmx_iob_int_sum cvmx_iob_int_sum_t;

/**
 * cvmx_iob_n2c_l2c_pri_cnt
 *
 * NCB To CMB L2C Priority Counter = NCB to CMB L2C Priority Counter Enable and Timer Value
 * Enables and supplies the timeout count for raising the priority of NCB Store/Load access to
 * the CMB.
 */
union cvmx_iob_n2c_l2c_pri_cnt {
	u64 u64;
	struct cvmx_iob_n2c_l2c_pri_cnt_s {
		u64 reserved_16_63 : 48;
		u64 cnt_enb : 1;
		u64 cnt_val : 15;
	} s;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn38xx;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn38xxp2;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn52xx;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn52xxp1;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn56xx;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn56xxp1;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn58xx;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn58xxp1;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn61xx;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn63xx;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn63xxp1;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn66xx;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn70xx;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cn70xxp1;
	struct cvmx_iob_n2c_l2c_pri_cnt_s cnf71xx;
};

typedef union cvmx_iob_n2c_l2c_pri_cnt cvmx_iob_n2c_l2c_pri_cnt_t;

/**
 * cvmx_iob_n2c_rsp_pri_cnt
 *
 * NCB To CMB Response Priority Counter = NCB to CMB Response Priority Counter Enable and Timer
 * Value
 * Enables and supplies the timeout count for raising the priority of NCB Responses access to the
 * CMB.
 */
union cvmx_iob_n2c_rsp_pri_cnt {
	u64 u64;
	struct cvmx_iob_n2c_rsp_pri_cnt_s {
		u64 reserved_16_63 : 48;
		u64 cnt_enb : 1;
		u64 cnt_val : 15;
	} s;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn38xx;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn38xxp2;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn52xx;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn52xxp1;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn56xx;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn56xxp1;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn58xx;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn58xxp1;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn61xx;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn63xx;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn63xxp1;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn66xx;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn70xx;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cn70xxp1;
	struct cvmx_iob_n2c_rsp_pri_cnt_s cnf71xx;
};

typedef union cvmx_iob_n2c_rsp_pri_cnt cvmx_iob_n2c_rsp_pri_cnt_t;

/**
 * cvmx_iob_outb_com_pri_cnt
 *
 * Commit To NCB Priority Counter = Commit to NCB Priority Counter Enable and Timer Value
 * Enables and supplies the timeout count for raising the priority of Commit request to the
 * Outbound NCB.
 */
union cvmx_iob_outb_com_pri_cnt {
	u64 u64;
	struct cvmx_iob_outb_com_pri_cnt_s {
		u64 reserved_16_63 : 48;
		u64 cnt_enb : 1;
		u64 cnt_val : 15;
	} s;
	struct cvmx_iob_outb_com_pri_cnt_s cn38xx;
	struct cvmx_iob_outb_com_pri_cnt_s cn38xxp2;
	struct cvmx_iob_outb_com_pri_cnt_s cn52xx;
	struct cvmx_iob_outb_com_pri_cnt_s cn52xxp1;
	struct cvmx_iob_outb_com_pri_cnt_s cn56xx;
	struct cvmx_iob_outb_com_pri_cnt_s cn56xxp1;
	struct cvmx_iob_outb_com_pri_cnt_s cn58xx;
	struct cvmx_iob_outb_com_pri_cnt_s cn58xxp1;
	struct cvmx_iob_outb_com_pri_cnt_s cn61xx;
	struct cvmx_iob_outb_com_pri_cnt_s cn63xx;
	struct cvmx_iob_outb_com_pri_cnt_s cn63xxp1;
	struct cvmx_iob_outb_com_pri_cnt_s cn66xx;
	struct cvmx_iob_outb_com_pri_cnt_s cn68xx;
	struct cvmx_iob_outb_com_pri_cnt_s cn68xxp1;
	struct cvmx_iob_outb_com_pri_cnt_s cn70xx;
	struct cvmx_iob_outb_com_pri_cnt_s cn70xxp1;
	struct cvmx_iob_outb_com_pri_cnt_s cnf71xx;
};

typedef union cvmx_iob_outb_com_pri_cnt cvmx_iob_outb_com_pri_cnt_t;

/**
 * cvmx_iob_outb_control_match
 *
 * Match pattern for the outbound control to set the OUTB_MATCH_BIT.
 *
 */
union cvmx_iob_outb_control_match {
	u64 u64;
	struct cvmx_iob_outb_control_match_s {
		u64 reserved_26_63 : 38;
		u64 mask : 8;
		u64 eot : 1;
		u64 dst : 8;
		u64 src : 9;
	} s;
	struct cvmx_iob_outb_control_match_s cn30xx;
	struct cvmx_iob_outb_control_match_s cn31xx;
	struct cvmx_iob_outb_control_match_s cn38xx;
	struct cvmx_iob_outb_control_match_s cn38xxp2;
	struct cvmx_iob_outb_control_match_s cn50xx;
	struct cvmx_iob_outb_control_match_s cn52xx;
	struct cvmx_iob_outb_control_match_s cn52xxp1;
	struct cvmx_iob_outb_control_match_s cn56xx;
	struct cvmx_iob_outb_control_match_s cn56xxp1;
	struct cvmx_iob_outb_control_match_s cn58xx;
	struct cvmx_iob_outb_control_match_s cn58xxp1;
	struct cvmx_iob_outb_control_match_s cn61xx;
	struct cvmx_iob_outb_control_match_s cn63xx;
	struct cvmx_iob_outb_control_match_s cn63xxp1;
	struct cvmx_iob_outb_control_match_s cn66xx;
	struct cvmx_iob_outb_control_match_s cn68xx;
	struct cvmx_iob_outb_control_match_s cn68xxp1;
	struct cvmx_iob_outb_control_match_s cn70xx;
	struct cvmx_iob_outb_control_match_s cn70xxp1;
	struct cvmx_iob_outb_control_match_s cnf71xx;
};

typedef union cvmx_iob_outb_control_match cvmx_iob_outb_control_match_t;

/**
 * cvmx_iob_outb_control_match_enb
 *
 * Enables the match of the corresponding bit in the IOB_OUTB_CONTROL_MATCH reister.
 *
 */
union cvmx_iob_outb_control_match_enb {
	u64 u64;
	struct cvmx_iob_outb_control_match_enb_s {
		u64 reserved_26_63 : 38;
		u64 mask : 8;
		u64 eot : 1;
		u64 dst : 8;
		u64 src : 9;
	} s;
	struct cvmx_iob_outb_control_match_enb_s cn30xx;
	struct cvmx_iob_outb_control_match_enb_s cn31xx;
	struct cvmx_iob_outb_control_match_enb_s cn38xx;
	struct cvmx_iob_outb_control_match_enb_s cn38xxp2;
	struct cvmx_iob_outb_control_match_enb_s cn50xx;
	struct cvmx_iob_outb_control_match_enb_s cn52xx;
	struct cvmx_iob_outb_control_match_enb_s cn52xxp1;
	struct cvmx_iob_outb_control_match_enb_s cn56xx;
	struct cvmx_iob_outb_control_match_enb_s cn56xxp1;
	struct cvmx_iob_outb_control_match_enb_s cn58xx;
	struct cvmx_iob_outb_control_match_enb_s cn58xxp1;
	struct cvmx_iob_outb_control_match_enb_s cn61xx;
	struct cvmx_iob_outb_control_match_enb_s cn63xx;
	struct cvmx_iob_outb_control_match_enb_s cn63xxp1;
	struct cvmx_iob_outb_control_match_enb_s cn66xx;
	struct cvmx_iob_outb_control_match_enb_s cn68xx;
	struct cvmx_iob_outb_control_match_enb_s cn68xxp1;
	struct cvmx_iob_outb_control_match_enb_s cn70xx;
	struct cvmx_iob_outb_control_match_enb_s cn70xxp1;
	struct cvmx_iob_outb_control_match_enb_s cnf71xx;
};

typedef union cvmx_iob_outb_control_match_enb cvmx_iob_outb_control_match_enb_t;

/**
 * cvmx_iob_outb_data_match
 *
 * Match pattern for the outbound data to set the OUTB_MATCH_BIT.
 *
 */
union cvmx_iob_outb_data_match {
	u64 u64;
	struct cvmx_iob_outb_data_match_s {
		u64 data : 64;
	} s;
	struct cvmx_iob_outb_data_match_s cn30xx;
	struct cvmx_iob_outb_data_match_s cn31xx;
	struct cvmx_iob_outb_data_match_s cn38xx;
	struct cvmx_iob_outb_data_match_s cn38xxp2;
	struct cvmx_iob_outb_data_match_s cn50xx;
	struct cvmx_iob_outb_data_match_s cn52xx;
	struct cvmx_iob_outb_data_match_s cn52xxp1;
	struct cvmx_iob_outb_data_match_s cn56xx;
	struct cvmx_iob_outb_data_match_s cn56xxp1;
	struct cvmx_iob_outb_data_match_s cn58xx;
	struct cvmx_iob_outb_data_match_s cn58xxp1;
	struct cvmx_iob_outb_data_match_s cn61xx;
	struct cvmx_iob_outb_data_match_s cn63xx;
	struct cvmx_iob_outb_data_match_s cn63xxp1;
	struct cvmx_iob_outb_data_match_s cn66xx;
	struct cvmx_iob_outb_data_match_s cn68xx;
	struct cvmx_iob_outb_data_match_s cn68xxp1;
	struct cvmx_iob_outb_data_match_s cn70xx;
	struct cvmx_iob_outb_data_match_s cn70xxp1;
	struct cvmx_iob_outb_data_match_s cnf71xx;
};

typedef union cvmx_iob_outb_data_match cvmx_iob_outb_data_match_t;

/**
 * cvmx_iob_outb_data_match_enb
 *
 * Enables the match of the corresponding bit in the IOB_OUTB_DATA_MATCH reister.
 *
 */
union cvmx_iob_outb_data_match_enb {
	u64 u64;
	struct cvmx_iob_outb_data_match_enb_s {
		u64 data : 64;
	} s;
	struct cvmx_iob_outb_data_match_enb_s cn30xx;
	struct cvmx_iob_outb_data_match_enb_s cn31xx;
	struct cvmx_iob_outb_data_match_enb_s cn38xx;
	struct cvmx_iob_outb_data_match_enb_s cn38xxp2;
	struct cvmx_iob_outb_data_match_enb_s cn50xx;
	struct cvmx_iob_outb_data_match_enb_s cn52xx;
	struct cvmx_iob_outb_data_match_enb_s cn52xxp1;
	struct cvmx_iob_outb_data_match_enb_s cn56xx;
	struct cvmx_iob_outb_data_match_enb_s cn56xxp1;
	struct cvmx_iob_outb_data_match_enb_s cn58xx;
	struct cvmx_iob_outb_data_match_enb_s cn58xxp1;
	struct cvmx_iob_outb_data_match_enb_s cn61xx;
	struct cvmx_iob_outb_data_match_enb_s cn63xx;
	struct cvmx_iob_outb_data_match_enb_s cn63xxp1;
	struct cvmx_iob_outb_data_match_enb_s cn66xx;
	struct cvmx_iob_outb_data_match_enb_s cn68xx;
	struct cvmx_iob_outb_data_match_enb_s cn68xxp1;
	struct cvmx_iob_outb_data_match_enb_s cn70xx;
	struct cvmx_iob_outb_data_match_enb_s cn70xxp1;
	struct cvmx_iob_outb_data_match_enb_s cnf71xx;
};

typedef union cvmx_iob_outb_data_match_enb cvmx_iob_outb_data_match_enb_t;

/**
 * cvmx_iob_outb_fpa_pri_cnt
 *
 * FPA To NCB Priority Counter = FPA Returns to NCB Priority Counter Enable and Timer Value
 * Enables and supplies the timeout count for raising the priority of FPA Rreturn Page request to
 * the Outbound NCB.
 */
union cvmx_iob_outb_fpa_pri_cnt {
	u64 u64;
	struct cvmx_iob_outb_fpa_pri_cnt_s {
		u64 reserved_16_63 : 48;
		u64 cnt_enb : 1;
		u64 cnt_val : 15;
	} s;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn38xx;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn38xxp2;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn52xx;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn52xxp1;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn56xx;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn56xxp1;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn58xx;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn58xxp1;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn61xx;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn63xx;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn63xxp1;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn66xx;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn68xx;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn68xxp1;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn70xx;
	struct cvmx_iob_outb_fpa_pri_cnt_s cn70xxp1;
	struct cvmx_iob_outb_fpa_pri_cnt_s cnf71xx;
};

typedef union cvmx_iob_outb_fpa_pri_cnt cvmx_iob_outb_fpa_pri_cnt_t;

/**
 * cvmx_iob_outb_req_pri_cnt
 *
 * Request To NCB Priority Counter = Request to NCB Priority Counter Enable and Timer Value
 * Enables and supplies the timeout count for raising the priority of Request transfers to the
 * Outbound NCB.
 */
union cvmx_iob_outb_req_pri_cnt {
	u64 u64;
	struct cvmx_iob_outb_req_pri_cnt_s {
		u64 reserved_16_63 : 48;
		u64 cnt_enb : 1;
		u64 cnt_val : 15;
	} s;
	struct cvmx_iob_outb_req_pri_cnt_s cn38xx;
	struct cvmx_iob_outb_req_pri_cnt_s cn38xxp2;
	struct cvmx_iob_outb_req_pri_cnt_s cn52xx;
	struct cvmx_iob_outb_req_pri_cnt_s cn52xxp1;
	struct cvmx_iob_outb_req_pri_cnt_s cn56xx;
	struct cvmx_iob_outb_req_pri_cnt_s cn56xxp1;
	struct cvmx_iob_outb_req_pri_cnt_s cn58xx;
	struct cvmx_iob_outb_req_pri_cnt_s cn58xxp1;
	struct cvmx_iob_outb_req_pri_cnt_s cn61xx;
	struct cvmx_iob_outb_req_pri_cnt_s cn63xx;
	struct cvmx_iob_outb_req_pri_cnt_s cn63xxp1;
	struct cvmx_iob_outb_req_pri_cnt_s cn66xx;
	struct cvmx_iob_outb_req_pri_cnt_s cn68xx;
	struct cvmx_iob_outb_req_pri_cnt_s cn68xxp1;
	struct cvmx_iob_outb_req_pri_cnt_s cn70xx;
	struct cvmx_iob_outb_req_pri_cnt_s cn70xxp1;
	struct cvmx_iob_outb_req_pri_cnt_s cnf71xx;
};

typedef union cvmx_iob_outb_req_pri_cnt cvmx_iob_outb_req_pri_cnt_t;

/**
 * cvmx_iob_p2c_req_pri_cnt
 *
 * PKO To CMB Response Priority Counter = PKO to CMB Response Priority Counter Enable and Timer
 * Value
 * Enables and supplies the timeout count for raising the priority of PKO Load access to the CMB.
 */
union cvmx_iob_p2c_req_pri_cnt {
	u64 u64;
	struct cvmx_iob_p2c_req_pri_cnt_s {
		u64 reserved_16_63 : 48;
		u64 cnt_enb : 1;
		u64 cnt_val : 15;
	} s;
	struct cvmx_iob_p2c_req_pri_cnt_s cn38xx;
	struct cvmx_iob_p2c_req_pri_cnt_s cn38xxp2;
	struct cvmx_iob_p2c_req_pri_cnt_s cn52xx;
	struct cvmx_iob_p2c_req_pri_cnt_s cn52xxp1;
	struct cvmx_iob_p2c_req_pri_cnt_s cn56xx;
	struct cvmx_iob_p2c_req_pri_cnt_s cn56xxp1;
	struct cvmx_iob_p2c_req_pri_cnt_s cn58xx;
	struct cvmx_iob_p2c_req_pri_cnt_s cn58xxp1;
	struct cvmx_iob_p2c_req_pri_cnt_s cn61xx;
	struct cvmx_iob_p2c_req_pri_cnt_s cn63xx;
	struct cvmx_iob_p2c_req_pri_cnt_s cn63xxp1;
	struct cvmx_iob_p2c_req_pri_cnt_s cn66xx;
	struct cvmx_iob_p2c_req_pri_cnt_s cn70xx;
	struct cvmx_iob_p2c_req_pri_cnt_s cn70xxp1;
	struct cvmx_iob_p2c_req_pri_cnt_s cnf71xx;
};

typedef union cvmx_iob_p2c_req_pri_cnt cvmx_iob_p2c_req_pri_cnt_t;

/**
 * cvmx_iob_pkt_err
 *
 * Provides status about the failing packet recevie error.
 *
 */
union cvmx_iob_pkt_err {
	u64 u64;
	struct cvmx_iob_pkt_err_s {
		u64 reserved_12_63 : 52;
		u64 vport : 6;
		u64 port : 6;
	} s;
	struct cvmx_iob_pkt_err_cn30xx {
		u64 reserved_6_63 : 58;
		u64 port : 6;
	} cn30xx;
	struct cvmx_iob_pkt_err_cn30xx cn31xx;
	struct cvmx_iob_pkt_err_cn30xx cn38xx;
	struct cvmx_iob_pkt_err_cn30xx cn38xxp2;
	struct cvmx_iob_pkt_err_cn30xx cn50xx;
	struct cvmx_iob_pkt_err_cn30xx cn52xx;
	struct cvmx_iob_pkt_err_cn30xx cn52xxp1;
	struct cvmx_iob_pkt_err_cn30xx cn56xx;
	struct cvmx_iob_pkt_err_cn30xx cn56xxp1;
	struct cvmx_iob_pkt_err_cn30xx cn58xx;
	struct cvmx_iob_pkt_err_cn30xx cn58xxp1;
	struct cvmx_iob_pkt_err_s cn61xx;
	struct cvmx_iob_pkt_err_s cn63xx;
	struct cvmx_iob_pkt_err_s cn63xxp1;
	struct cvmx_iob_pkt_err_s cn66xx;
	struct cvmx_iob_pkt_err_s cn70xx;
	struct cvmx_iob_pkt_err_s cn70xxp1;
	struct cvmx_iob_pkt_err_s cnf71xx;
};

typedef union cvmx_iob_pkt_err cvmx_iob_pkt_err_t;

/**
 * cvmx_iob_pp_bist_status
 *
 * The result of the BIST run on the PPs.
 *
 */
union cvmx_iob_pp_bist_status {
	u64 u64;
	struct cvmx_iob_pp_bist_status_s {
		u64 reserved_4_63 : 60;
		u64 pp_bstat : 4;
	} s;
	struct cvmx_iob_pp_bist_status_s cn70xx;
	struct cvmx_iob_pp_bist_status_s cn70xxp1;
};

typedef union cvmx_iob_pp_bist_status cvmx_iob_pp_bist_status_t;

/**
 * cvmx_iob_to_cmb_credits
 *
 * Controls the number of reads and writes that may be outstanding to the L2C (via the CMB).
 *
 */
union cvmx_iob_to_cmb_credits {
	u64 u64;
	struct cvmx_iob_to_cmb_credits_s {
		u64 reserved_6_63 : 58;
		u64 ncb_rd : 3;
		u64 ncb_wr : 3;
	} s;
	struct cvmx_iob_to_cmb_credits_cn52xx {
		u64 reserved_9_63 : 55;
		u64 pko_rd : 3;
		u64 ncb_rd : 3;
		u64 ncb_wr : 3;
	} cn52xx;
	struct cvmx_iob_to_cmb_credits_cn52xx cn61xx;
	struct cvmx_iob_to_cmb_credits_cn52xx cn63xx;
	struct cvmx_iob_to_cmb_credits_cn52xx cn63xxp1;
	struct cvmx_iob_to_cmb_credits_cn52xx cn66xx;
	struct cvmx_iob_to_cmb_credits_cn68xx {
		u64 reserved_9_63 : 55;
		u64 dwb : 3;
		u64 ncb_rd : 3;
		u64 ncb_wr : 3;
	} cn68xx;
	struct cvmx_iob_to_cmb_credits_cn68xx cn68xxp1;
	struct cvmx_iob_to_cmb_credits_cn52xx cn70xx;
	struct cvmx_iob_to_cmb_credits_cn52xx cn70xxp1;
	struct cvmx_iob_to_cmb_credits_cn52xx cnf71xx;
};

typedef union cvmx_iob_to_cmb_credits cvmx_iob_to_cmb_credits_t;

/**
 * cvmx_iob_to_ncb_did_00_credits
 *
 * IOB_TO_NCB_DID_00_CREDITS = IOB NCB DID 00 Credits
 *
 * Number of credits for NCB DID 00.
 */
union cvmx_iob_to_ncb_did_00_credits {
	u64 u64;
	struct cvmx_iob_to_ncb_did_00_credits_s {
		u64 reserved_7_63 : 57;
		u64 crd : 7;
	} s;
	struct cvmx_iob_to_ncb_did_00_credits_s cn68xx;
	struct cvmx_iob_to_ncb_did_00_credits_s cn68xxp1;
};

typedef union cvmx_iob_to_ncb_did_00_credits cvmx_iob_to_ncb_did_00_credits_t;

/**
 * cvmx_iob_to_ncb_did_111_credits
 *
 * IOB_TO_NCB_DID_111_CREDITS = IOB NCB DID 111 Credits
 *
 * Number of credits for NCB DID 111.
 */
union cvmx_iob_to_ncb_did_111_credits {
	u64 u64;
	struct cvmx_iob_to_ncb_did_111_credits_s {
		u64 reserved_7_63 : 57;
		u64 crd : 7;
	} s;
	struct cvmx_iob_to_ncb_did_111_credits_s cn68xx;
	struct cvmx_iob_to_ncb_did_111_credits_s cn68xxp1;
};

typedef union cvmx_iob_to_ncb_did_111_credits cvmx_iob_to_ncb_did_111_credits_t;

/**
 * cvmx_iob_to_ncb_did_223_credits
 *
 * IOB_TO_NCB_DID_223_CREDITS = IOB NCB DID 223 Credits
 *
 * Number of credits for NCB DID 223.
 */
union cvmx_iob_to_ncb_did_223_credits {
	u64 u64;
	struct cvmx_iob_to_ncb_did_223_credits_s {
		u64 reserved_7_63 : 57;
		u64 crd : 7;
	} s;
	struct cvmx_iob_to_ncb_did_223_credits_s cn68xx;
	struct cvmx_iob_to_ncb_did_223_credits_s cn68xxp1;
};

typedef union cvmx_iob_to_ncb_did_223_credits cvmx_iob_to_ncb_did_223_credits_t;

/**
 * cvmx_iob_to_ncb_did_24_credits
 *
 * IOB_TO_NCB_DID_24_CREDITS = IOB NCB DID 24 Credits
 *
 * Number of credits for NCB DID 24.
 */
union cvmx_iob_to_ncb_did_24_credits {
	u64 u64;
	struct cvmx_iob_to_ncb_did_24_credits_s {
		u64 reserved_7_63 : 57;
		u64 crd : 7;
	} s;
	struct cvmx_iob_to_ncb_did_24_credits_s cn68xx;
	struct cvmx_iob_to_ncb_did_24_credits_s cn68xxp1;
};

typedef union cvmx_iob_to_ncb_did_24_credits cvmx_iob_to_ncb_did_24_credits_t;

/**
 * cvmx_iob_to_ncb_did_32_credits
 *
 * IOB_TO_NCB_DID_32_CREDITS = IOB NCB DID 32 Credits
 *
 * Number of credits for NCB DID 32.
 */
union cvmx_iob_to_ncb_did_32_credits {
	u64 u64;
	struct cvmx_iob_to_ncb_did_32_credits_s {
		u64 reserved_7_63 : 57;
		u64 crd : 7;
	} s;
	struct cvmx_iob_to_ncb_did_32_credits_s cn68xx;
	struct cvmx_iob_to_ncb_did_32_credits_s cn68xxp1;
};

typedef union cvmx_iob_to_ncb_did_32_credits cvmx_iob_to_ncb_did_32_credits_t;

/**
 * cvmx_iob_to_ncb_did_40_credits
 *
 * IOB_TO_NCB_DID_40_CREDITS = IOB NCB DID 40 Credits
 *
 * Number of credits for NCB DID 40.
 */
union cvmx_iob_to_ncb_did_40_credits {
	u64 u64;
	struct cvmx_iob_to_ncb_did_40_credits_s {
		u64 reserved_7_63 : 57;
		u64 crd : 7;
	} s;
	struct cvmx_iob_to_ncb_did_40_credits_s cn68xx;
	struct cvmx_iob_to_ncb_did_40_credits_s cn68xxp1;
};

typedef union cvmx_iob_to_ncb_did_40_credits cvmx_iob_to_ncb_did_40_credits_t;

/**
 * cvmx_iob_to_ncb_did_55_credits
 *
 * IOB_TO_NCB_DID_55_CREDITS = IOB NCB DID 55 Credits
 *
 * Number of credits for NCB DID 55.
 */
union cvmx_iob_to_ncb_did_55_credits {
	u64 u64;
	struct cvmx_iob_to_ncb_did_55_credits_s {
		u64 reserved_7_63 : 57;
		u64 crd : 7;
	} s;
	struct cvmx_iob_to_ncb_did_55_credits_s cn68xx;
	struct cvmx_iob_to_ncb_did_55_credits_s cn68xxp1;
};

typedef union cvmx_iob_to_ncb_did_55_credits cvmx_iob_to_ncb_did_55_credits_t;

/**
 * cvmx_iob_to_ncb_did_64_credits
 *
 * IOB_TO_NCB_DID_64_CREDITS = IOB NCB DID 64 Credits
 *
 * Number of credits for NCB DID 64.
 */
union cvmx_iob_to_ncb_did_64_credits {
	u64 u64;
	struct cvmx_iob_to_ncb_did_64_credits_s {
		u64 reserved_7_63 : 57;
		u64 crd : 7;
	} s;
	struct cvmx_iob_to_ncb_did_64_credits_s cn68xx;
	struct cvmx_iob_to_ncb_did_64_credits_s cn68xxp1;
};

typedef union cvmx_iob_to_ncb_did_64_credits cvmx_iob_to_ncb_did_64_credits_t;

/**
 * cvmx_iob_to_ncb_did_79_credits
 *
 * IOB_TO_NCB_DID_79_CREDITS = IOB NCB DID 79 Credits
 *
 * Number of credits for NCB DID 79.
 */
union cvmx_iob_to_ncb_did_79_credits {
	u64 u64;
	struct cvmx_iob_to_ncb_did_79_credits_s {
		u64 reserved_7_63 : 57;
		u64 crd : 7;
	} s;
	struct cvmx_iob_to_ncb_did_79_credits_s cn68xx;
	struct cvmx_iob_to_ncb_did_79_credits_s cn68xxp1;
};

typedef union cvmx_iob_to_ncb_did_79_credits cvmx_iob_to_ncb_did_79_credits_t;

/**
 * cvmx_iob_to_ncb_did_96_credits
 *
 * IOB_TO_NCB_DID_96_CREDITS = IOB NCB DID 96 Credits
 *
 * Number of credits for NCB DID 96.
 */
union cvmx_iob_to_ncb_did_96_credits {
	u64 u64;
	struct cvmx_iob_to_ncb_did_96_credits_s {
		u64 reserved_7_63 : 57;
		u64 crd : 7;
	} s;
	struct cvmx_iob_to_ncb_did_96_credits_s cn68xx;
	struct cvmx_iob_to_ncb_did_96_credits_s cn68xxp1;
};

typedef union cvmx_iob_to_ncb_did_96_credits cvmx_iob_to_ncb_did_96_credits_t;

/**
 * cvmx_iob_to_ncb_did_98_credits
 *
 * IOB_TO_NCB_DID_98_CREDITS = IOB NCB DID 96 Credits
 *
 * Number of credits for NCB DID 98.
 */
union cvmx_iob_to_ncb_did_98_credits {
	u64 u64;
	struct cvmx_iob_to_ncb_did_98_credits_s {
		u64 reserved_7_63 : 57;
		u64 crd : 7;
	} s;
	struct cvmx_iob_to_ncb_did_98_credits_s cn68xx;
	struct cvmx_iob_to_ncb_did_98_credits_s cn68xxp1;
};

typedef union cvmx_iob_to_ncb_did_98_credits cvmx_iob_to_ncb_did_98_credits_t;

#endif