1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
|
// SPDX-License-Identifier: GPL-2.0-or-later
/*
* (C) Copyright 2022 - Analog Devices, Inc.
*
* Written and/or maintained by Timesys Corporation
*
* Author: Greg Malysa <greg.malysa@timesys.com>
*
* Ported from Linux: Nathan Barrett-Morrison <nathan.morrison@timesys.com>
*/
#include <clk.h>
#include <clk-uclass.h>
#include <dm.h>
#include <dt-bindings/clock/adi-sc5xx-clock.h>
#include <linux/compiler_types.h>
#include <linux/clk-provider.h>
#include <linux/io.h>
#include <linux/ioport.h>
#include <linux/printk.h>
#include <linux/types.h>
#include "clk.h"
static const char * const cgu1_in_sels[] = {"sys_clkin0", "sys_clkin1"};
static const char * const cgu0_s1sels[] = {"cgu0_s1seldiv", "cgu0_s1selexdiv"};
static const char * const cgu1_s1sels[] = {"cgu1_s1seldiv", "cgu1_s1selexdiv"};
static const char * const sharc0_sels[] = {"cclk0_0", "dummy", "dummy", "dummy"};
static const char * const sharc1_sels[] = {"cclk0_0", "dummy", "dummy", "dummy"};
static const char * const arm_sels[] = {"cclk1_0", "dummy", "dummy", "dummy"};
static const char * const cdu_ddr_sels[] = {"dclk_0", "dclk_1", "dummy", "dummy"};
static const char * const can_sels[] = {"oclk_0", "oclk_1", "dummy", "dummy"};
static const char * const spdif_sels[] = {"sclk1_0", "dummy", "dummy", "dummy"};
static const char * const spi_sels[] = {"sclk0_0", "oclk_0", "dummy", "dummy"};
static const char * const gige_sels[] = {"sclk0_0", "sclk0_1", "cclk0_1", "dummy"};
static const char * const lp_sels[] = {"oclk_0", "sclk0_0", "cclk0_1", "dummy"};
static const char * const lpddr_sels[] = {"oclk_0", "dclk_0", "sysclkin_1", "dummy"};
static const char * const ospi_sels[] = {"sysclk_0", "sclk0_0", "sclk1_1", "dummy"};
static const char * const trace_sels[] = {"sclk0_0", "dummy", "dummy", "dummy"};
static int sc594_clock_probe(struct udevice *dev)
{
void __iomem *cgu0;
void __iomem *cgu1;
void __iomem *cdu;
int ret;
struct resource res;
struct clk *clks[ADSP_SC594_CLK_END];
struct clk dummy, clkin0, clkin1;
ret = dev_read_resource_byname(dev, "cgu0", &res);
if (ret)
return ret;
cgu0 = devm_ioremap(dev, res.start, resource_size(&res));
ret = dev_read_resource_byname(dev, "cgu1", &res);
if (ret)
return ret;
cgu1 = devm_ioremap(dev, res.start, resource_size(&res));
ret = dev_read_resource_byname(dev, "cdu", &res);
if (ret)
return ret;
cdu = devm_ioremap(dev, res.start, resource_size(&res));
// Input clock configuration
clk_get_by_name(dev, "dummy", &dummy);
clk_get_by_name(dev, "sys_clkin0", &clkin0);
clk_get_by_name(dev, "sys_clkin1", &clkin1);
clks[ADSP_SC594_CLK_DUMMY] = &dummy;
clks[ADSP_SC594_CLK_SYS_CLKIN0] = &clkin0;
clks[ADSP_SC594_CLK_SYS_CLKIN1] = &clkin1;
clks[ADSP_SC594_CLK_CGU1_IN] = clk_register_mux(NULL, "cgu1_in_sel", cgu1_in_sels,
2, CLK_SET_RATE_PARENT,
cdu + CDU_CLKINSEL, 0, 1, 0);
// CGU configuration and internal clocks
clks[ADSP_SC594_CLK_CGU0_PLL_IN] = clk_register_divider(NULL, "cgu0_df",
"sys_clkin0",
CLK_SET_RATE_PARENT,
cgu0 + CGU_CTL, 0, 1, 0);
clks[ADSP_SC594_CLK_CGU1_PLL_IN] = clk_register_divider(NULL, "cgu1_df",
"cgu1_in_sel",
CLK_SET_RATE_PARENT,
cgu1 + CGU_CTL, 0, 1, 0);
// VCO output inside PLL
clks[ADSP_SC594_CLK_CGU0_VCO_OUT] = sc5xx_cgu_pll("cgu0_vco", "cgu0_df",
cgu0 + CGU_CTL, CGU_MSEL_SHIFT,
CGU_MSEL_WIDTH, 0, false);
clks[ADSP_SC594_CLK_CGU1_VCO_OUT] = sc5xx_cgu_pll("cgu1_vco", "cgu1_df",
cgu1 + CGU_CTL, CGU_MSEL_SHIFT,
CGU_MSEL_WIDTH, 0, false);
// Final PLL output
clks[ADSP_SC594_CLK_CGU0_PLLCLK] = clk_register_fixed_factor(NULL, "cgu0_pllclk",
"cgu0_vco",
CLK_SET_RATE_PARENT,
1, 1);
clks[ADSP_SC594_CLK_CGU1_PLLCLK] = clk_register_fixed_factor(NULL, "cgu1_pllclk",
"cgu1_vco",
CLK_SET_RATE_PARENT,
1, 1);
// Dividers from pll output
clks[ADSP_SC594_CLK_CGU0_CDIV] = cgu_divider("cgu0_cdiv", "cgu0_pllclk",
cgu0 + CGU_DIV, 0, 5, 0);
clks[ADSP_SC594_CLK_CGU0_SYSCLK] = cgu_divider("sysclk_0", "cgu0_pllclk",
cgu0 + CGU_DIV, 8, 5, 0);
clks[ADSP_SC594_CLK_CGU0_DDIV] = cgu_divider("cgu0_ddiv", "cgu0_pllclk",
cgu0 + CGU_DIV, 16, 5, 0);
clks[ADSP_SC594_CLK_CGU0_ODIV] = cgu_divider("cgu0_odiv", "cgu0_pllclk",
cgu0 + CGU_DIV, 22, 7, 0);
clks[ADSP_SC594_CLK_CGU0_S0SELDIV] = cgu_divider("cgu0_s0seldiv", "sysclk_0",
cgu0 + CGU_DIV, 5, 3, 0);
clks[ADSP_SC594_CLK_CGU0_S1SELDIV] = cgu_divider("cgu0_s1seldiv", "sysclk_0",
cgu0 + CGU_DIV, 13, 3, 0);
clks[ADSP_SC594_CLK_CGU0_S1SELEXDIV] = cgu_divider("cgu0_s1selexdiv",
"cgu0_pllclk",
cgu0 + CGU_DIVEX, 16, 8, 0);
clks[ADSP_SC594_CLK_CGU0_S1SEL] = clk_register_mux(NULL, "cgu0_sclk1sel",
cgu0_s1sels, 2,
CLK_SET_RATE_PARENT,
cgu0 + CGU_CTL, 17, 1, 0);
clks[ADSP_SC594_CLK_CGU1_CDIV] = cgu_divider("cgu1_cdiv", "cgu1_pllclk",
cgu1 + CGU_DIV, 0, 5, 0);
clks[ADSP_SC594_CLK_CGU1_SYSCLK] = cgu_divider("sysclk_1", "cgu1_pllclk",
cgu1 + CGU_DIV, 8, 5, 0);
clks[ADSP_SC594_CLK_CGU1_DDIV] = cgu_divider("cgu1_ddiv", "cgu1_pllclk",
cgu1 + CGU_DIV, 16, 5, 0);
clks[ADSP_SC594_CLK_CGU1_ODIV] = cgu_divider("cgu1_odiv", "cgu1_pllclk",
cgu1 + CGU_DIV, 22, 7, 0);
clks[ADSP_SC594_CLK_CGU1_S0SELDIV] = cgu_divider("cgu1_s0seldiv", "sysclk_1",
cgu1 + CGU_DIV, 5, 3, 0);
clks[ADSP_SC594_CLK_CGU1_S1SELDIV] = cgu_divider("cgu1_s1seldiv", "sysclk_1",
cgu1 + CGU_DIV, 13, 3, 0);
clks[ADSP_SC594_CLK_CGU1_S1SELEXDIV] = cgu_divider("cgu1_s1selexdiv",
"cgu1_pllclk",
cgu1 + CGU_DIVEX, 16, 8, 0);
clks[ADSP_SC594_CLK_CGU1_S1SEL] = clk_register_mux(NULL, "cgu1_sclk1sel",
cgu1_s1sels, 2,
CLK_SET_RATE_PARENT,
cgu1 + CGU_CTL, 17, 1, 0);
// Gates to enable CGU outputs
clks[ADSP_SC594_CLK_CGU0_CCLK0] = cgu_gate("cclk0_0", "cgu0_cdiv",
cgu0 + CGU_CCBF_DIS, 0);
clks[ADSP_SC594_CLK_CGU0_CCLK1] = cgu_gate("cclk1_0", "cgu0_cdiv",
cgu1 + CGU_CCBF_DIS, 1);
clks[ADSP_SC594_CLK_CGU0_OCLK] = cgu_gate("oclk_0", "cgu0_odiv",
cgu0 + CGU_SCBF_DIS, 3);
clks[ADSP_SC594_CLK_CGU0_DCLK] = cgu_gate("dclk_0", "cgu0_ddiv",
cgu0 + CGU_SCBF_DIS, 2);
clks[ADSP_SC594_CLK_CGU0_SCLK1] = cgu_gate("sclk1_0", "cgu0_sclk1sel",
cgu0 + CGU_SCBF_DIS, 1);
clks[ADSP_SC594_CLK_CGU0_SCLK0] = cgu_gate("sclk0_0", "cgu0_s0seldiv",
cgu0 + CGU_SCBF_DIS, 0);
clks[ADSP_SC594_CLK_CGU1_CCLK0] = cgu_gate("cclk0_1", "cgu1_cdiv",
cgu1 + CGU_CCBF_DIS, 0);
clks[ADSP_SC594_CLK_CGU1_CCLK1] = cgu_gate("cclk1_1", "cgu1_cdiv",
cgu1 + CGU_CCBF_DIS, 1);
clks[ADSP_SC594_CLK_CGU1_OCLK] = cgu_gate("oclk_1", "cgu1_odiv",
cgu1 + CGU_SCBF_DIS, 3);
clks[ADSP_SC594_CLK_CGU1_DCLK] = cgu_gate("dclk_1", "cgu1_ddiv",
cgu1 + CGU_SCBF_DIS, 2);
clks[ADSP_SC594_CLK_CGU1_SCLK1] = cgu_gate("sclk1_1", "cgu1_sclk1sel",
cgu1 + CGU_SCBF_DIS, 1);
clks[ADSP_SC594_CLK_CGU1_SCLK0] = cgu_gate("sclk0_1", "cgu1_s0seldiv",
cgu1 + CGU_SCBF_DIS, 0);
// CDU output muxes
clks[ADSP_SC594_CLK_SHARC0_SEL] = cdu_mux("sharc0_sel", cdu + CDU_CFG0,
sharc0_sels);
clks[ADSP_SC594_CLK_SHARC1_SEL] = cdu_mux("sharc1_sel", cdu + CDU_CFG1,
sharc1_sels);
clks[ADSP_SC594_CLK_ARM_SEL] = cdu_mux("arm_sel", cdu + CDU_CFG2, arm_sels);
clks[ADSP_SC594_CLK_CDU_DDR_SEL] = cdu_mux("cdu_ddr_sel", cdu + CDU_CFG3,
cdu_ddr_sels);
clks[ADSP_SC594_CLK_CAN_SEL] = cdu_mux("can_sel", cdu + CDU_CFG4, can_sels);
clks[ADSP_SC594_CLK_SPDIF_SEL] = cdu_mux("spdif_sel", cdu + CDU_CFG5, spdif_sels);
clks[ADSP_SC594_CLK_RESERVED_SEL] = cdu_mux("spi_sel", cdu + CDU_CFG6, spi_sels);
clks[ADSP_SC594_CLK_GIGE_SEL] = cdu_mux("gige_sel", cdu + CDU_CFG7, gige_sels);
clks[ADSP_SC594_CLK_LP_SEL] = cdu_mux("lp_sel", cdu + CDU_CFG8, lp_sels);
clks[ADSP_SC594_CLK_LPDDR_SEL] = cdu_mux("lpddr_sel", cdu + CDU_CFG9, lpddr_sels);
clks[ADSP_SC594_CLK_OSPI_SEL] = cdu_mux("ospi_sel", cdu + CDU_CFG10,
ospi_sels);
clks[ADSP_SC594_CLK_TRACE_SEL] = cdu_mux("trace_sel", cdu + CDU_CFG12,
trace_sels);
// CDU output enable gates
clks[ADSP_SC594_CLK_SHARC0] = cdu_gate("sharc0", "sharc0_sel",
cdu + CDU_CFG0, CLK_IS_CRITICAL);
clks[ADSP_SC594_CLK_SHARC1] = cdu_gate("sharc1", "sharc1_sel",
cdu + CDU_CFG1, CLK_IS_CRITICAL);
clks[ADSP_SC594_CLK_ARM] = cdu_gate("arm", "arm_sel", cdu + CDU_CFG2,
CLK_IS_CRITICAL);
clks[ADSP_SC594_CLK_CDU_DDR] = cdu_gate("cdu_ddr", "cdu_ddr_sel",
cdu + CDU_CFG3, CLK_IS_CRITICAL);
clks[ADSP_SC594_CLK_CAN] = cdu_gate("can", "can_sel", cdu + CDU_CFG4, 0);
clks[ADSP_SC594_CLK_SPDIF] = cdu_gate("spdif", "spdif_sel", cdu + CDU_CFG5, 0);
clks[ADSP_SC594_CLK_SPI] = cdu_gate("spi", "spi_sel", cdu + CDU_CFG6, 0);
clks[ADSP_SC594_CLK_GIGE] = cdu_gate("gige", "gige_sel", cdu + CDU_CFG7, 0);
clks[ADSP_SC594_CLK_LP] = cdu_gate("lp", "lp_sel", cdu + CDU_CFG8, 0);
clks[ADSP_SC594_CLK_LPDDR] = cdu_gate("lpddr", "lpddr_sel", cdu + CDU_CFG9, 0);
clks[ADSP_SC594_CLK_OSPI] = cdu_gate("ospi", "ospi_sel", cdu + CDU_CFG10, 0);
clks[ADSP_SC594_CLK_TRACE] = cdu_gate("trace", "trace_sel", cdu + CDU_CFG12, 0);
ret = cdu_check_clocks(clks, ARRAY_SIZE(clks));
if (ret)
pr_err("CDU error detected\n");
return ret;
}
static const struct udevice_id adi_sc594_clk_ids[] = {
{ .compatible = "adi,sc594-clocks" },
{ },
};
U_BOOT_DRIVER(adi_sc594_clk) = {
.name = "clk_adi_sc594",
.id = UCLASS_CLK,
.of_match = adi_sc594_clk_ids,
.ops = &adi_clk_ops,
.probe = sc594_clock_probe,
.flags = DM_FLAG_PRE_RELOC,
};
|
