1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright (C) 2020 Microchip Technology Inc.
* Padmarao Begari <padmarao.begari@microchip.com>
*/
#include <clk.h>
#include <clk-uclass.h>
#include <dm.h>
#include <log.h>
#include <dm/device.h>
#include <dm/devres.h>
#include <dm/uclass.h>
#include <dt-bindings/clock/microchip-mpfs-clock.h>
#include <linux/err.h>
#include "mpfs_clk.h"
static int mpfs_clk_probe(struct udevice *dev)
{
struct clk *parent_clk = dev_get_priv(dev);
struct clk clk_msspll = { .id = CLK_MSSPLL };
void __iomem *base;
void __iomem *msspll_base;
int ret;
base = dev_read_addr_index_ptr(dev, 0);
if (!base)
return -EINVAL;
ret = clk_get_by_index(dev, 0, parent_clk);
if (ret)
return ret;
/*
* The original devicetrees for mpfs messed up & defined the msspll's
* output as a fixed-frequency, 600 MHz clock & used that as the input
* for the clock controller node. The msspll is however not a fixed
* frequency clock and later devicetrees handled this properly. Check
* the devicetree & if it is one of the fixed ones, register the msspll.
* Otherwise, skip registering it & pass the reference clock directly
* to the cfg clock registration function.
*/
msspll_base = dev_read_addr_index_ptr(dev, 1);
if (msspll_base) {
ret = mpfs_clk_register_msspll(msspll_base, parent_clk);
if (ret)
return ret;
clk_request(dev, &clk_msspll);
parent_clk = &clk_msspll;
}
ret = mpfs_clk_register_cfgs(base, parent_clk);
if (ret)
return ret;
ret = mpfs_clk_register_periphs(base, dev);
return ret;
}
static const struct udevice_id mpfs_of_match[] = {
{ .compatible = "microchip,mpfs-clkcfg" },
{ }
};
U_BOOT_DRIVER(mpfs_clk) = {
.name = "mpfs_clk",
.id = UCLASS_CLK,
.of_match = mpfs_of_match,
.ops = &ccf_clk_ops,
.probe = mpfs_clk_probe,
.priv_auto = sizeof(struct clk),
.flags = DM_FLAG_PRE_RELOC,
};
|
