aboutsummaryrefslogtreecommitdiff
path: root/drivers/sysreset/sysreset_rk3188.c
blob: 053a6344f5325fd4de658e7ca82be036f7fb2776 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
/*
 * (C) Copyright 2015 Google, Inc
 *
 * SPDX-License-Identifier:	GPL-2.0
 */

#include <common.h>
#include <dm.h>
#include <errno.h>
#include <syscon.h>
#include <sysreset.h>
#include <asm/io.h>
#include <asm/arch/clock.h>
#include <asm/arch/cru_rk3188.h>
#include <asm/arch/grf_rk3188.h>
#include <asm/arch/hardware.h>
#include <linux/err.h>

int rk3188_sysreset_request(struct udevice *dev, enum sysreset_t type)
{
	struct rk3188_cru *cru = rockchip_get_cru();
	struct rk3188_grf *grf;

	if (IS_ERR(cru))
		return PTR_ERR(cru);
	switch (type) {
	case SYSRESET_WARM:
		grf = syscon_get_first_range(ROCKCHIP_SYSCON_GRF);
		if (IS_ERR(grf))
			return -EPROTONOSUPPORT;

		/*
		 * warm-reset keeps the remap value,
		 * so make sure it's disabled.
		 */
		rk_clrsetreg(&grf->soc_con0,
			NOC_REMAP_MASK << NOC_REMAP_SHIFT,
			0 << NOC_REMAP_SHIFT);

		rk_clrreg(&cru->cru_mode_con, 0xffff);
		writel(0xeca8, &cru->cru_glb_srst_snd_value);
		break;
	case SYSRESET_COLD:
		rk_clrreg(&cru->cru_mode_con, 0xffff);
		writel(0xfdb9, &cru->cru_glb_srst_fst_value);
		break;
	default:
		return -EPROTONOSUPPORT;
	}

	return -EINPROGRESS;
}

static struct sysreset_ops rk3188_sysreset = {
	.request	= rk3188_sysreset_request,
};

U_BOOT_DRIVER(sysreset_rk3188) = {
	.name	= "rk3188_sysreset",
	.id	= UCLASS_SYSRESET,
	.ops	= &rk3188_sysreset,
};