blob: b855bbc25fb8c10aec4b38c5b39872e66624b79c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
|
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Copyright (C) 2013 Gateworks Corporation
*/
#ifndef __CONFIG_H
#define __CONFIG_H
/* SPL */
/* Location in NAND to read U-Boot from */
/* Falcon Mode */
/* Falcon Mode - MMC support: args@1MB kernel@2MB */
#include "mx6_common.h"
/* Serial */
#define CONFIG_MXC_UART_BASE UART2_BASE
/* NAND */
/* MMC Configs */
#define CFG_SYS_FSL_ESDHC_ADDR 0
/*
* PCI express
*/
/*
* PMIC
*/
#define CONFIG_POWER_PFUZE100
#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
#define CONFIG_POWER_LTC3676
#define CONFIG_POWER_LTC3676_I2C_ADDR 0x3c
/* Various command support */
/* USB Configs */
#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
#define CONFIG_MXC_USB_FLAGS 0
#define CONFIG_USBD_HS
/* Framebuffer and LCD */
#define CONFIG_IMX_HDMI
#define CONFIG_IMX_VIDEO_SKIP
/* Miscellaneous configurable options */
#define CONFIG_HWCONFIG
/* Memory configuration */
/* Physical Memory Map */
#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
#define CFG_SYS_SDRAM_BASE PHYS_SDRAM
#define CFG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
#define CFG_SYS_INIT_RAM_SIZE IRAM_SIZE
/*
* MTD Command for mtdparts
*/
/* Persistent Environment Config */
/* Environment */
#define CONFIG_IPADDR 192.168.1.1
#define CONFIG_SERVERIP 192.168.1.146
#endif /* __CONFIG_H */
|
