blob: fc08e74dba0eb10b1439da9ca314fb24d76210e5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
|
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Copyright 2022 Google LLC
*/
#ifndef __SOCFGPA_CHAMELEONV3_H__
#define __SOCFGPA_CHAMELEONV3_H__
#include <asm/arch/base_addr_a10.h>
/*
* U-Boot general configurations
*/
/* Memory configurations */
#define PHYS_SDRAM_1_SIZE 0x40000000
/*
* Serial / UART configurations
*/
#define CFG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200}
#define CFG_EXTRA_ENV_SETTINGS \
"distro_bootcmd=bridge enable; " \
"load mmc 0:1 ${loadaddr} u-boot.txt; " \
"env import -t ${loadaddr}; " \
"run bootcmd_txt\0"
/*
* L4 OSC1 Timer 0
*/
/* reload value when timer count to zero */
#define TIMER_LOAD_VAL 0xFFFFFFFF
/* The rest of the configuration is shared */
#include <configs/socfpga_common.h>
#endif /* __SOCFGPA_CHAMELEONV3_H__ */
|
